LIS331DLMTR STMicroelectronics, LIS331DLMTR Datasheet - Page 27
![ACCELEROMETER MEMS 3AXIS 16-LGA](/photos/16/15/161591/lga16_sml.jpg)
LIS331DLMTR
Manufacturer Part Number
LIS331DLMTR
Description
ACCELEROMETER MEMS 3AXIS 16-LGA
Manufacturer
STMicroelectronics
Series
MEMS, nanor
Datasheet
1.STEVAL-MKI091V1.pdf
(38 pages)
Specifications of LIS331DLMTR
Featured Product
STM32 Cortex-M3 Companion Products
Axis
X, Y, Z
Acceleration Range
±2g, 4g, 8g
Sensitivity
64LSB/G, 32LSB/g, 16LSB/g
Voltage - Supply
2.16 V ~ 3.6 V
Output Type
Digital
Bandwidth
100Hz ~ 400Hz Selectable
Interface
I²C, SPI
Mounting Type
Surface Mount
Package / Case
16-LGA
Sensing Axis
X, Y, Z
Acceleration
2 g, 4 g, 8 g
Digital Output - Number Of Bits
8 bit
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.16 V
Supply Current
250 uA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Digital Output - Bus Interface
I2C, SPI
Mounting Style
SMD/SMT
Shutdown
Yes
For Use With
497-10048 - BOARD EVAL ACCELEROMETER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LIS331DLMTR
Manufacturer:
STMicroelect
Quantity:
4 650
Part Number:
LIS331DLMTR
Manufacturer:
ST
Quantity:
20 000
LIS331DLM
Table 22.
BOOT bit is used to refresh the content of internal registers stored in the flash memory
block. At the device power up the content of the flash memory block is transferred to the
internal registers related to trimming functions to permit a good behavior of the device itself.
If for any reason the content of trimming registers was changed it is sufficient to use this bit
to restore correct values. When BOOT bit is set to ‘1’ the content of internal flash is copied
inside corresponding internal registers and it is used to calibrate the device. These values
are factory trimmed and they are different for every accelerometer. They permit a good
behavior of the device and normally they have not to be changed. At the end of the boot
process the BOOT bit is set again to ‘0’.
Table 23.
HPCF[1:0]. These bits are used to configure high-pass filter cut-off frequency f
given by:
The equation can be semplified to the following approximated equation:
Table 24.
HPen1
HPCF1,
HPCF0
HPcoeff2,1
HPM1
00
01
10
11
0
0
1
CTRL_REG2 description (continued)
High-pass filter mode configuration
High-pass filter cut-off frequency configuration
High pass filter enabled for Interrupt 1 source. Default value: 0
(0: filter bypassed; 1: filter enabled)
High pass filter cut-off frequency configuration. Default value: 00
(00: HPc=8; 01: HPc=16; 10: HPc=32; 11: HPc=64)
Data rate = 50 Hz
HPM0
0
1
0
f
0.125
t
0.25
0.5
[Hz]
1
Doc ID 15102 Rev 4
f
t
Normal mode (reset reading HP_RESET_FILTER)
Reference signal for filtering
Normal mode (reset reading HP_RESET_FILTER)
=
f
ln
t
⎛
⎝
=
1
--------------------- -
6
–
⋅
----------- -
HPc
Data rate = 100 Hz
f
1
HPc
s
⎞
⎠
⋅
f
t
0.25
High-pass filter mode
0.5
------
2π
[Hz]
f
2
1
s
Register description
Data rate = 400 Hz
f
t
[Hz]
8
4
2
1
t
which is
27/38