AS1154BSOU austriamicrosystems, AS1154BSOU Datasheet

no-image

AS1154BSOU

Manufacturer Part Number
AS1154BSOU
Description
IC, LVDS DRIVER, 1.267NS, SOIC-8
Manufacturer
austriamicrosystems
Datasheet

Specifications of AS1154BSOU

Device Type
Line
Supply Current Max
12mA
Peak-to-peak Jitter Max
900ps
Signaling Rate
800Mbps
Signal Input Type
LVCMOS, LVTTL
Output Level Type
LVDS
Supply Voltage Range
3V To 3.6V
Esd Hbm
4kV
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
www.austriamicrosystems.com
A S 11 5 6 / A S 11 5 4
S i n g l e / D u a l LV D S D r i v e r
1 General Description
The AS1156/AS1154 is a Single/Dual Flow-Through
LVDS (Low-Voltage Differential Signaling) Line Driver
which accepts and converts LVTTL/LVCMOS input lev-
els into LVDS output signals. The device is perfect for
low-power low-noise applications requiring high signal-
ing rates and reduced EMI emissions.
The device is guaranteed to transmit data at speeds up
to 800Mbps (400MHz) over controlled impedance media
of approximately 100Ω. Supported transmission media
are PCB traces, backplanes, and cables.
The AS1156 is a single LVDS transmitter, and the
AS1154 is a dual LVDS transmitter.
Outputs conform to the ANSI TIA/EIA-644 LVDS stan-
dards. Flow-through pinout simplifies PC board layout
and reduces crosstalk by separating the LVTTL/LVC-
MOS inputs and LVDS outputs.
The AS1156/AS1154 operates from a single +3.3V sup-
ply and is specified for operation from -40 to +85°C.
Figure 1. Block Diagram
GND
V
N/C
IN1
CC
AS1156
Tx
OUT1-
OUT1+
N/C
N/C
Revision 1.01
2 Key Features
3 Applications
Digital Copiers, Laser Printers, Cellular Phone Base Sta-
tions, Add/Drop Muxes, Digital Cross-Connects,
DSLAMs, Network Switches/Routers, Backplane Inter-
connect, Clock Distribution Computers, Intelligent Instru-
ments, Controllers, Critical Microprocessors and
Microcontrollers, Power Monitoring, and Portable/Bat-
tery-Powered Equipment.
Flow-Through Pinout
Guaranteed 800Mbps Data Rate
250ps Pulse Skew (Max)
Conforms to ANSI TIA/EIA-644 LVDS Standards
Single +3.3V Supply
Operating Temperature Range: -40 to +85°C
8-Pin SOIC Package
GND
V
IN1
IN2
CC
AS1154
Tx
Tx
OUT1-
OUT1+
OUT2+
OUT2-
D a t a S h e e t
1 - 15

Related parts for AS1154BSOU

AS1154BSOU Summary of contents

Page 1

... Figure 1. Block Diagram AS1156 IN1 N/C GND www.austriamicrosystems.com 2 Key Features Flow-Through Pinout Guaranteed 800Mbps Data Rate 250ps Pulse Skew (Max) Conforms to ANSI TIA/EIA-644 LVDS Standards Single +3.3V Supply Operating Temperature Range: -40 to +85°C 8-Pin SOIC Package ...

Page 2

... Pin Name AS1154 AS1156 GND 5 OUT2- 6 OUT2 OUT1 OUT1 N/C www.austriamicrosystems.com OUT1 IN1 OUT1+ 7 IN2 N/C 6 GND N/C 5 Power Supply Input. Bypass V CC ceramic capacitors. LVTTL/LVCMOS Driver Input IN1 LVTTL/LVCMOS Driver Input IN2 Ground Inverting LVDS Driver Output Noninverting LVDS Driver Output ...

Page 3

... GND CC INx, EN, ENn to GND OUTx+, OUTx- to GND Short Circuit Duration (OUTx+, OUTx-) Continuous Power Dissipation (T = +70°C) A Storage Temperature Range Maximum Junction Temperature Operating Temperature Range Package Body Temperature ESD Protection www.austriamicrosystems.com Limits Units -0.3 to +5 Continuous 755 mW -65 to +150 º ...

Page 4

... No-Load Supply Current I Loaded Supply Current I Notes: 1. Currents into the device are positive, and current out of the device is negative. All voltages are referenced to ground except Guaranteed by correlation data. www.austriamicrosystems.com R = 100Ω ± +25°C, Unless Otherwise Noted.) Conditions Figure 21 on page Figure 21 on page 11 ...

Page 5

... V MAX ≤ 1ns, t ≤ 1ns (0 to 100%). Transmitter output criteria: duty cycle = 45 to 55%, V 10. For optimum performance matched circuits should be used. www.austriamicrosystems.com = 2.5pF (differential -40 to +85° Symbol Conditions Figure 20 on page 11 and t PHLD ...

Page 6

... Figure 7. Differential Propagation Delay vs. V 1.05 1.03 t PHLD 1.01 0.99 0.97 t PLHD 0.95 3 3.1 3.2 3.3 3.4 Supply Voltage(V) www.austriamicrosystems.com Figure 4. Transition Time vs. Temperature 350 300 250 200 150 100 50 0 3.5 3.6 -50 -30 Ambient Temperature(°C) Figure 6. Pulse Skew vs. Temperature CC ...

Page 7

... CC 1.45 V OUT+ 1.35 1.25 1.15 V OUT- 1.05 0.95 3 3.1 3.2 3.3 3.4 Supply Voltage (V) www.austriamicrosystems.com Figure 10. Differential Output Voltage vs. Frequency CC 350 300 250 200 150 100 50 0 3.5 3 100 150 200 250 300 350 400 Figure 12. Offset Voltage vs. Frequency 1.35 1.3 1 ...

Page 8

... Data Sheet - Figure 15 10.6 10.2 9.8 9 3.1 3.2 3.3 3.4 Supply Voltage (V) Figure 17. Short Circuit Current vs. V 3.9 3.85 3.8 3.75 3.7 3.65 3.6 3 3.1 3.2 3.3 3.4 Supply Voltage(V) www.austriamicrosystems.com Figure 16 3.5 3.6 -50 -30 Ambient Temperature(°C) Figure 18 3.5 3 Revision 1.01 vs. Temperature ...

Page 9

... The AS1156/AS1154 is optimized for point-to-point interface with 100Ω termination resistors at the receiver inputs. Ter- mination resistance values may range between 90 and132Ω, depending on the characteristic impedance of the trans- mission medium. www.austriamicrosystems.com Revision 1. ...

Page 10

... Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver. Avoid the use of unbalanced cables such as ribbon cable or simple coaxial cable. www.austriamicrosystems.com Output OUTx- ...

Page 11

... Separate the input LVDS signals from the output signals planes with the power and ground planes for best results. Figure 20. Driver Propagation Delay and Transition Time Waveforms 1.5V INx t PLHD OUTx- OUTx+ 20% t Figure 21. Driver Propagation Delay and Transition Time Test Circuit Generator www.austriamicrosystems.com 0 Differential 80 DIFF OUT + ...

Page 12

... AS1156/AS1154 Data Sheet - Figure 22. Driver V and V Test Circuit GND www.austriamicrosystems.com OUTx INx OUTx- Revision 1. ...

Page 13

... All sides, matte (charmilles +18-30) - Bottom, smooth or matte (charmilles +18-30) 3. All dimensions excluding mold flashes and end flash from the pack- age body shall not exceed 0.25mm (.010”) per side. 4. Details of pin #1 mark are optional but must be located within the area indicated. www.austriamicrosystems.com Symbol ...

Page 14

... Part Number AS1156-BSOU Single Channel LVDS Line Driver AS1156-BSOT Single Channel LVDS Line Driver AS1154-BSOU Dual Channel LVDS Line Driver AS1154-BSOT Dual Channel LVDS Line Driver www.austriamicrosystems.com Description Delivery Form Tape and Reel Tape and Reel Revision 1.01 Package Tubes SOIC-8 ...

Page 15

... The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the tech- nical data herein ...

Related keywords