FT4232HL-R FTDI, FT4232HL-R Datasheet - Page 14

USB-UART/MPSSE, 4232, QUAD, 64LQFP

FT4232HL-R

Manufacturer Part Number
FT4232HL-R
Description
USB-UART/MPSSE, 4232, QUAD, 64LQFP
Manufacturer
FTDI
Datasheet

Specifications of FT4232HL-R

No. Of Channels
4
Data Rate
480Mbps
Supply Voltage Range
1.62V To 1.98V, 2.97V To 3.63V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LQFP
No. Of Pins
64
Svhc
No SVHC
Bridge Type
USB -
Rohs Compliant
Yes
Case Style
LQFP
Max Supply Voltage
3.63V
Min Supply Voltage
2.97V
Termination Type
SMD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FT4232HL-REEL
Manufacturer:
FTDI
Quantity:
4 713
Part Number:
FT4232HL-REEL
Manufacturer:
FTDI, Future Technology Devices International Ltd
Quantity:
10 000
Part Number:
FT4232HL-REEL
Manufacturer:
FTDI
Quantity:
20 000
Part Number:
FT4232HL-REEL
0
Company:
Part Number:
FT4232HL-REEL
Quantity:
20 000
Channel A
3.4.3 FT4232H pins used in an MPSSE
The FT4232H channel A and channel B each have a Multi-Protocol Synchronous Serial Engine (MPSSE).
Each MPSSE can be independently configured to a number of industry standard serial interface protocols
such as JTAG, I2C or SPI, or it can be used to implement a proprietary bus protocol. For example, it is
possible to use one of the FT4232H’s channels (e.g. channel A) to connect to an SRAM configurable FPGA
such as supplied by Altera or Xilinx. The FPGA device would normally be un-configured (i.e. have no
defined function) at power-up. Application software on the PC could use the MPSSE to download
configuration data to the FPGA over USB. This data would define the hardware function on power up. The
other MPSSE channel (e.g. channel B) would be available for another serial interface function while
channel C and channel D can be configured as UART or bit-bang mode. Alternatively each MPSSE can be
used to control a number of GPIO pins. When configured in this mode, the pins used and the descriptions
of the signals are shown in Table 3.7
Table 3.7 Channel A and Channel B MPSSE Configured Pin Descriptions
For a functional description of this mode, please refer to section 4.4.
When either Channel A or Channel B or both channels are used in MPSSE mode, Channel C and Channel
D can be configured as asynchronous serial interface (RS232/422/485) or Bit-Bang mode or a
combination of both.
Pin No.
16
17
18
19
21
22
23
24
Channel B
Pin No.
26
27
28
29
30
32
33
34
Copyright © 2010 Future Technology Devices International Limited
FT4232H QUAD HIGH SPEED USB TO MULTIPURPOSE UART/MPSSE IC
TMS/CS
TCK/SK
TDI/DO
TDO/DI
GPIOL0
GPIOL1
GPIOL2
GPIOL3
Name
OUTPUT
OUTPUT
OUTPUT
INPUT
Type
I/O
I/O
I/O
I/O
Clock Signal Output. For example:
JTAG – TCK, Test interface clock
SPI – SK, Serial Clock
Serial Data Output. For example:
JTAG – TDI, Test Data Input
SPI – DO, serial data output
Serial Data Input. For example:
JTAG – TDO, Test Data output
SPI – DI, Serial Data Input
Output Signal Select. For example:
JTAG – TMS, Test Mode Select
SPI – CS, Serial Chip Select
General Purpose input/output
General Purpose input/output
General Purpose input/output
General Purpose input/output
MPSSE Configuration Description
Document No.: FT_000060
Clearance No.: FTDI#78
Datasheet Version 2.10
14

Related parts for FT4232HL-R