IS42S16160B-7TL INTEGRATED SILICON SOLUTION (ISSI), IS42S16160B-7TL Datasheet - Page 27
![IC, SDRAM, 256MBIT, 143MHZ, TSOP-54](/photos/19/4/190483/4379342_sml.jpg)
IS42S16160B-7TL
Manufacturer Part Number
IS42S16160B-7TL
Description
IC, SDRAM, 256MBIT, 143MHZ, TSOP-54
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet
1.IS42S16160B-7TLI-TR.pdf
(62 pages)
Specifications of IS42S16160B-7TL
Memory Type
DRAM - Sychronous
Memory Configuration
32M X 8
Access Time
7ns
Page Size
256Mbit
Ic Interface Type
Parallel
Memory Case Style
TSOP
No. Of Pins
54
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IS42S16160B-7TL
Manufacturer:
ISSI
Quantity:
596
Part Number:
IS42S16160B-7TL
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S16160B-7TLI-TR
Manufacturer:
ISSI
Quantity:
1 000
IS42S83200B,
CHIP OPERATION
BANK/ROW ACTIVATION
Before any READ or WRITE commands can be issued to a
bank within the SDRAM, a row in that bank must be “opened.”
This is accomplished via the ACTIVE command, which
selects both the bank and the row to be activated (see
Activating Specific Row Within Specific Bank).
After opening a row (issuing an ACTIVE command), a
READ or WRITE command may be issued to that row,
subject to the t
divided by the clock period and rounded up to the next whole
number to determine the earliest clock edge after the
ACTIVE command on which a READ or WRITE command
can be entered. For example, a t
with a 143 MHz clock (7ns period) results in 2.14 clocks,
rounded to 3. This is reflected in the following example,
which covers any case where 2 < [t
same procedure is used to convert other specification limits
from time units to clock cycles).
A subsequent ACTIVE command to a different row in the
same bank can only be issued after the previous active row
has been “closed” (precharged). The minimum time interval
between successive ACTIVE commands to the same bank
is defined by t
A subsequent ACTIVE command to another bank can be
issued while the first bank is being accessed, which results
in a reduction of total row-access overhead. The minimum
time interval between successive ACTIVE commands to
different banks is defined by t
EXAMPLE: MEETING TRCD (MIN) WHEN 2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/28/08
RC
RCD
.
specification. Minimum t
COMMAND
IS42S16160B
RRD
CLK
RCD
.
RCD
specification of 15ns
(MIN)/t
ACTIVE
T0
RCD
CK
should be
] 3. (The
t
NOP
RCD
T1
[TRCD (MIN)/TCK]
ACTIVATING SPECIFIC ROW WITHIN SPE-
CIFIC BANK
BA0, BA1
A0-A12
NOP
T2
CKE
RAS
CAS
CLK
WE
CS
HIGH
READ or
WRITE
T3
DON'T CARE
3
BANK ADDRESS
ROW ADDRESS
T4
27