IS42S16160B-7TL INTEGRATED SILICON SOLUTION (ISSI), IS42S16160B-7TL Datasheet - Page 29

• Manufacturer Part Number: IS42S16160B-7TL
• Description: IC, SDRAM, 256MBIT, 143MHZ, TSOP-54
• Manufacturer: INTEGRATED SILICON SOLUTION (ISSI)

Specifications of IS42S16160B-7TL

• Memory Type: DRAM - Sychronous
• Memory Configuration: 32M X 8
• Access Time: 7ns
• Page Size: 256Mbit
• Ic Interface Type: Parallel
• Memory Case Style: TSOP
• No. Of Pins: 54
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

IS42S83200B,
possible CAS latency; data element n + 3 is either the last of
a burst of four or the last desired of a longer burst. Following
the PRECHARGE command, a subsequent command to the
same bank cannot be issued until t
of the row precharge time is hidden during the access of the
last data element(s).
In the case of a fixed-length burst being executed to
completion, a PRECHARGE command issued at the opti-
mum time (as described above) provides the same opera-
tion that would result from the same fixed-length burst with
auto precharge. The disadvantage of the PRECHARGE
command is that it requires that the command and address
buses be available at the appropriate time to issue the
command; the advantage of the PRECHARGE command is
that it can be used to truncate fixed-length or full-page
bursts.
Full-page READ bursts can be truncated with the BURST
TERMINATE command, and fixed-length READ bursts
may be truncated with a BURST TERMINATE command,
provided that auto precharge was not activated. The BURST
TERMINATE command should be issued x cycles before
the clock edge at which the last desired data element is
valid, where x equals the CAS latency minus one. This is
shown in the READ Burst Termination diagram for each
possible CAS latency; data element n + 3 is the last desired
data element of a longer burst.
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/28/08
IS42S16160B
RP
is met. Note that part
29