LPC1766FBD100 NXP Semiconductors, LPC1766FBD100 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LPC1766FBD100
Manufacturer Part Number
LPC1766FBD100
Description
IC, 32BIT MCU ARM CORTEX 100MHZ LQFP-100
Manufacturer
NXP Semiconductors
Datasheet
1.OM11043.pdf
(79 pages)
Specifications of LPC1766FBD100
Controller Family/series
(ARM Cortex)
No. Of I/o's
70
Ram Memory Size
64KB
Cpu Speed
100MHz
No. Of Timers
4
Interface
CAN, I2C, SPI, UART
Core Size
32 Bit
Program Memory Size
256KB
Oscillator Type
External, Internal
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1766FBD100
Manufacturer:
NXP
Quantity:
9 210
Part Number:
LPC1766FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC1766FBD100,551
Manufacturer:
NXP
Quantity:
5 600
Company:
Part Number:
LPC1766FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1766FBD100,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 4.
[1]
[2]
[3]
LPC1769_68_67_66_65_64_63
Product data sheet
Symbol
TDI
TMS/SWDIO
TRST
TCK/SWDCLK
RTCK
RSTOUT
RESET
XTAL1
XTAL2
RTCX1
RTCX2
V
V
V
V
V
VREFP
VREFN
VBAT
n.c.
SS
SSA
DD(3V3)
DD(REG)(3V3)
DDA
5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis.
5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input. When configured as a ADC input,
digital section of the pad is disabled and the pin is not 5 V tolerant.
5 V tolerant pad providing digital I/O with TTL levels and hysteresis and analog output function. When configured as the DAC output,
digital section of the pad is disabled.
Pin description
Pin
2
3
4
5
100
14
17
22
23
16
18
31, 41,
55, 72,
83, 97
11
28, 54,
71, 96
42, 84
10
12
15
19
13
[1][8]
[1][8]
[1][8]
[1][7]
[10]
[9]
[10][11]
[10][11]
[10][12]
[10]
[10]
[10]
[10][12]
[1][7]
[10]
[10]
[10]
…continued
Ball
C3
B1
C2
C1
B2
-
F3
H2
G3
F2
G1
B3, B7,
C9, G7,
J6, K3
E1
K2, H9,
C10,
A3
H6, A7
E2
E3
F1
G2
D4, E4
[1][8]
[1][7]
[9]
[10][11]
[10]
[10]
[10]
[10]
[1][8]
[1][8]
[1][7]
[10][11]
[10][11]
[10]
[10][12]
[10]
[10]
All information provided in this document is subject to legal disclaimers.
Type
I
I
I/O
I
I
I
O
O
I
I
O
I
O
I
I
I
I
I
I
I
I
-
Rev. 6.01 — 11 March 2011
Description
TDI — Test Data in for JTAG interface.
TMS — Test Mode Select for JTAG interface.
SWDIO — Serial wire debug data input/output.
TRST — Test Reset for JTAG interface.
TCK — Test Clock for JTAG interface.
SWDCLK — Serial wire clock.
RTCK — JTAG interface control signal.
RSTOUT — This is a 3.3 V pin. LOW on this pin indicates the
microcontroller being in Reset state.
External reset input: A LOW on this pin resets the device, causing I/O
ports and peripherals to take on their default states, and processor
execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
Input to the oscillator circuit and internal clock generator circuits.
Output from the oscillator amplifier.
Input to the RTC oscillator circuit.
Output from the RTC oscillator circuit.
ground: 0 V reference.
analog ground: 0 V reference. This should nominally be the same
voltage as V
3.3 V supply voltage: This is the power supply voltage for the I/O
ports.
3.3 V voltage regulator supply voltage: This is the supply voltage for
the on-chip voltage regulator only.
analog 3.3 V pad supply voltage: This should be nominally the same
voltage as V
This voltage is used to power the ADC and DAC. This pin should be
tied to 3.3 V if the ADC and DAC are not used.
ADC positive reference voltage: This should be nominally the same
voltage as V
Level on this pin is used as a reference for ADC and DAC. This pin
should be tied to 3.3 V if the ADC and DAC are not used.
ADC negative reference voltage: This should be nominally the same
voltage as V
Level on this pin is used as a reference for ADC and DAC.
RTC pin power supply: 3.3 V on this pin supplies the power to the
RTC peripheral.
not connected.
LPC1769/68/67/66/65/64/63
SS
DD(3V3)
DDA
SS
, but should be isolated to minimize noise and error.
but should be isolated to minimize noise and error.
but should be isolated to minimize noise and error.
but should be isolated to minimize noise and error.
32-bit ARM Cortex-M3 microcontroller
© NXP B.V. 2011. All rights reserved.
16 of 79