LPC2366FBD100 NXP Semiconductors, LPC2366FBD100 Datasheet - Page 5

• Manufacturer Part Number: LPC2366FBD100
• Description: IC, 32BIT MCU, ARM7, 72MHZ, LQFP-100
• Manufacturer: NXP Semiconductors

Specifications of LPC2366FBD100

• Controller Family/series: (ARM7)
• No. Of I/o's: 70
• Ram Memory Size: 58KB
• Cpu Speed: 72MHz
• No. Of Timers: 4
• No. Of Pwm Channels: 6
• Core Size: 32 Bit
• Program Memory Size: 256KB
• Embedded Interface Type: CAN, SPI, USB, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
5. Block diagram
LPC2364_65_66_67_68_6
Product data sheet
Fig 1.
2 × CAP0/CAP1/
2 × MAT0/MAT1/
EINT3 to EINT0
power domain 2
power domain 2
(1) LPC2367/68 only.
(2) LPC2364/66/68 only.
CAP2/CAP3
2 × PCAP1
P0, P1, P2,
6 × PWM1
4 × MAT2,
6 × AD0
LPC2364/65/66/67/68 block diagram
RTCX1
RTCX2
RMII(8)
P0, P2
P0, P1
AOUT
P3, P4
MAT3
VBAT
LPC2364/65/66/67/68
HIGH-SPEED
ETHERNET
MAC WITH
OSCILLATOR
70 PINS
TOTAL
GPI/O
DMA
EXTERNAL INTERRUPTS
RTC
CAPTURE/COMPARE
SYSTEM CONTROL
2 kB BATTERY RAM
WATCHDOG TIMER
A/D CONVERTER
D/A CONVERTER
TIMER0/TIMER1/
TIMER2/TIMER3
LEGACY GPI/O
52 PINS TOTAL
8/32 kB
AHB2
PWM1
SRAM
SRAM
16 kB
CONTROLLERS
SRAM
INTERNAL
CLOCK
REAL-
TIME
128/256/
FLASH
512 kB
FLASH
BRIDGE
MASTER
PORT
AHB
TRST
Rev. 06 — 1 February 2010
ARM7TDMI-S
TEST/DEBUG
TMS
INTERFACE
TCK TDO
AHB BRIDGE
APB BRIDGE
AHB TO
TDI
AHB TO
EXTIN0
trace signals
BRIDGE
SLAVE
AHB
PORT
CONTROLLER
system
INTERRUPT
VECTORED
clock
PLL
LPC2364/65/66/67/68
Single-chip 16-bit/32-bit microcontrollers
SPI, SSP0 INTERFACE
UART0, UART2, UART3
RESET
SSP1 INTERFACE
I
SD/MMC CARD
SRAM
I
CAN1, CAN2
2
INTERFACE
2
8 kB
S INTERFACE
C0, I
XTAL2
CONTROLLER
UART1
INTERNAL RC
OSCILLATOR
FUNCTIONS
2
GP DMA
AHB1
C1, I
XTAL1
SYSTEM
AND DMA
USB WITH
4 kB RAM
2
(1)
V
C2
(2)
DDA
002aac566
V
DD(3V3)
(2)
© NXP B.V. 2010. All rights reserved.
VREF
V
V
V
USB_D+, USB_D−
USB_CONNECT
USB_UP_LED
I2SRX_CLK
I2STX_CLK
I2SRX_WS
I2STX_WS
I2SRX_SDA
I2STX_SDA
SCK, SCK0
MOSI, MOSI0
MISO, MISO0
SSEL, SSEL0
SCK1
MOSI1
MISO1
SSEL1
MCICLK, MCIPWR
MCICMD,
MCIDAT[3:0]
TXD0, TXD2, TXD3
RXD0, RXD2, RXD3
TXD1
RXD1
DTR1, RTS1
DSR1, CTS1, DCD1,
RI1
RD1, RD2
TD1, TD2
SCL0, SCL1, SCL2
SDA0, SDA1, SDA2
SSA
DD(DCDC)(3V3)
BUS
, V
SS
5 of 59