ADSP-21161NKCAZ100 Analog Devices Inc, ADSP-21161NKCAZ100 Datasheet - Page 25

no-image

ADSP-21161NKCAZ100

Manufacturer Part Number
ADSP-21161NKCAZ100
Description
IC,DSP,32-BIT,CMOS,BGA,225PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
SHARC®r
Type
Fixed/Floating Pointr
Datasheet

Specifications of ADSP-21161NKCAZ100

Rohs Compliant
YES
Interface
Host Interface, Link Port, Serial Port
Clock Rate
100MHz
Non-volatile Memory
External
On-chip Ram
128kB
Voltage - I/o
3.30V
Voltage - Core
1.80V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
225-MBGA, 225-Mini-BGA
Device Core Size
32b
Architecture
Enhanced Harvard
Format
Floating Point
Clock Freq (max)
100MHz
Mips
100
Device Input Clock Speed
100MHz
Ram Size
128KB
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (min)
1.71/3.13V
Operating Supply Voltage (max)
1.89/3.47V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
225
Package Type
CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADSP21161NKCAZ100

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
ALTERA
0
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADSP-21161NKCAZ100
Quantity:
490
Clock Signals
The ADSP-21161N can use an external clock or a crystal. See
CLKIN pin description. The programmer can configure the
ADSP-21161N to use its internal clock generator by connecting
Reset
Table 12. Reset
1
2
Parameter
Timing Requirements
t
t
Applies after the power-up sequence is complete.
Only required if multiple ADSP-21161Ns must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-21161Ns
WRST
SRST
communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.
RESET Pulsewidth Low
RESET Setup Before CLKIN High
CLKIN
RESET
Figure 16. 100 MHz Operation (Fundamental Mode Crystal)
1
SUGGESTED COMPONENTS FOR 100MHz OPERATION:
ECLIPTEK EC2SM-25.000M (SURFACE MOUNT PACKAGE)
ECLIPTEK EC-25.000M (THROUGH-HOLE PACKAGE)
C1 = 27pF
C2 = 27pF
NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1.
CONTACT CRYSTAL MANUFACTURER FOR DETAILS. THIS 25MHz
CRYSTAL GENERATES A 100MHz CCLK AND A 50MHz EP CLOCK
WITH CLKDBL ENABLED AND A 2:1 PLL MULTIPLY RATIO.
C1
27pF
CLKIN
2
Rev. B | Page 25 of 60 | November 2009
Figure 17. Reset
t
X1
WRST
Min
4t
8.5
CK
XTAL
the necessary components to CLKIN and XTAL.
shows the component connections used for a crystal operating
in fundamental mode.
C2
27pF
t
Max
SRST
ADSP-21161N
Unit
ns
ns
Figure 16

Related parts for ADSP-21161NKCAZ100