LPC2368FBD100 NXP Semiconductors, LPC2368FBD100 Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LPC2368FBD100
Manufacturer Part Number
LPC2368FBD100
Description
MCU 32BIT ARM7, 10/100, USB, CAN
Manufacturer
NXP Semiconductors
Datasheet
1.LPC2368FBD100.pdf
(59 pages)
Specifications of LPC2368FBD100
Core Size
32bit
No. Of I/o's
70
Program Memory Size
512KB
Ram Memory Size
32KB
Cpu Speed
72MHz
Oscillator Type
External, Internal
No. Of Timers
4
No. Of Pwm Channels
6
Digital Ic Case
RoHS Compliant
Controller Family/series
LPC23xx
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2368FBD100
Manufacturer:
TI
Quantity:
3 400
Company:
Part Number:
LPC2368FBD100
Manufacturer:
NXP
Quantity:
1 000
Company:
Part Number:
LPC2368FBD100
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC2368FBD100
Manufacturer:
PHI
Quantity:
10
Part Number:
LPC2368FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC2368FBD100,551
Manufacturer:
NXP
Quantity:
5 000
Company:
Part Number:
LPC2368FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2368FBD100,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC2364_65_66_67_68_6
Product data sheet
7.13.1 Features
7.14.1 Features
7.15.1 Features
7.13 10-bit DAC
7.14 UARTs
7.15 SPI serial I/O controller
The DAC allows the LPC2364/65/66/67/68 to generate a variable analog output. The
maximum output value of the DAC is V
The LPC2364/65/66/67/68 each contain four UARTs. In addition to standard transmit and
receive data lines, UART1 also provides a full modem control handshake interface.
The UARTs include a fractional baud rate generator. Standard baud rates such as
115 200 Bd can be achieved with any crystal frequency above 2 MHz.
The LPC2364/65/66/67/68 each contain one SPI controller. SPI is a full duplex serial
interface designed to handle multiple masters and slaves connected to a given bus. Only
a single master and a single slave can communicate on the interface during a given data
transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the
slave, and the slave always sends 8 bits to 16 bits of data to the master.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
10-bit DAC
Resistor string architecture
Buffered output
Power-down mode
Selectable output drive
16 B Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
Fractional divider for baud rate control, auto baud capabilities and FIFO control
mechanism that enables software flow control implementation.
UART1 equipped with standard modem interface signals. This module also provides
full support for hardware flow control (auto-CTS/RTS).
UART3 includes an IrDA mode to support infrared communication.
Compliant with SPI specification
Synchronous, serial, full duplex communication
Combined SPI master and slave
Maximum data bit rate of one eighth of the input clock rate
8 bits to 16 bits per transfer
Rev. 06 — 1 February 2010
i(VREF)
.
LPC2364/65/66/67/68
Single-chip 16-bit/32-bit microcontrollers
© NXP B.V. 2010. All rights reserved.
24 of 59