SAK-C164CI-8E25M Infineon Technologies, SAK-C164CI-8E25M Datasheet - Page 38

IC, 16BIT MCU, 64K OTP, MQFP80, 164

SAK-C164CI-8E25M

Manufacturer Part Number
SAK-C164CI-8E25M
Description
IC, 16BIT MCU, 64K OTP, MQFP80, 164
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAK-C164CI-8E25M

Core Size
16bit
No. Of I/o's
59
Program Memory Size
64KB
Ram Memory Size
4KB
Cpu Speed
25MHz
Oscillator Type
External Only
No. Of Timers
5
Digital Ic Case Style
MQFP
Supply Voltage
RoHS Compliant
Controller Family/series
C164CI
Peripherals
ADC
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAK-C164CI-8E25M
Manufacturer:
INFINEON
Quantity:
49
Part Number:
SAK-C164CI-8E25M
Quantity:
2 214
Part Number:
SAK-C164CI-8E25M DB
Manufacturer:
Infineon Technologies
Quantity:
10 000
C164CI Clock Generation Modes
1)
2)
Prescaler Operation
When pins P0.15-13 (P0H.7-5) equal ’001’ during reset the CPU clock is derived from the internal
oscillator (input clock signal) by a 2:1 prescaler.
The frequency of f
duration of an individual TCL) is defined by the period of the input clock f
The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the
period of f
Direct Drive
When pins P0.15-13 (P0H.7-5) equal ’011’ during reset the on-chip phase locked loop is disabled
and the CPU clock is directly driven from the internal oscillator with the input clock signal.
The frequency of f
duration of an individual TCL) is defined by the duty cycle of the input clock f
The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL
that is possible under the respective circumstances. This minimum value can be calculated via the
following formula:
For two consecutive TCLs the deviation caused by the duty cycle of f
duration of 2TCL is always 1/f
for timings that require an odd number of TCLs (1,3,...). Timings that require an even number of
TCLs (2,4,...) may use the formula 2TCL = 1/f
Note: The address float timings in Multiplexed bus mode (t
Semiconductor Group
(P0H.7-5)
P0.15-13
The external clock input range refers to a CPU clock range of 10...20 MHz.
The maximum frequency depends on the duty cycle of the external clock signal.
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
TCL (TCL
XTAL
1
0
1
0
1
0
1
0
for any TCL.
CPU Frequency
f
max
CPU
TCL
CPU
CPU
f
f
XTAL
XTAL
f
f
f
f
f
f
= 1/f
XTAL
XTAL
XTAL
XTAL
XTAL
= f
XTAL
min
directly follows the frequency of f
is half the frequency of f
XTAL
* 1.5
* 2.5
* 4
* 3
* 2
* 5
* 1
/ 2
XTAL
= 1/f
* F
XTAL
XTAL
* DC
. The minimum value TCL
2.5 to 5 MHz
3.33 to 6.66 MHz
5 to 10 MHz
2 to 4 MHz
1 to 20 MHz
6.66 to 13.3 MHz
2 to 40 MHz
4 to 8 MHz
External Clock Input
* DC
max
) instead of TCL
min
Range
XTAL
38
1)
XTAL
.
XTAL
and the high and low time of f
min
.
(DC = duty cycle)
11
Notes
Default configuration
Direct drive
CPU clock via prescaler
so the high and low time of f
min
and t
therefore has to be used only once
45
) use the maximum duration of
XTAL
2)
XTAL
is compensated so the
XTAL
.
.
CPU
CPU
C164CI
1998-02
(ie. the
(ie. the

Related parts for SAK-C164CI-8E25M