PIC12CE519-04E/SN Microchip Technology, PIC12CE519-04E/SN Datasheet - Page 304
PIC12CE519-04E/SN
Manufacturer Part Number
PIC12CE519-04E/SN
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,SOP,8PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 12Cr
Datasheets
1.PIC16F688T-ISL.pdf
(688 pages)
2.PIC12C508A-04SM.pdf
(113 pages)
3.PIC12C508A-04SM.pdf
(4 pages)
4.PIC12CE518-04SM.pdf
(16 pages)
Specifications of PIC12CE519-04E/SN
Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Size
1.5KB (1K x 12)
Program Memory Type
OTP
Eeprom Size
16 x 8
Ram Size
41 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
309-1046 - ADAPTER 8-SOIC TO 8-DIP309-1045 - ADAPTER 8-SOIC TO 8-DIP
Data Converters
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- PIC16F688T-ISL PDF datasheet
- PIC12C508A-04SM PDF datasheet #2
- PIC12C508A-04SM PDF datasheet #3
- PIC12CE518-04SM PDF datasheet #4
- Current page: 304 of 688
- Download datasheet (3Mb)
PICmicro MID-RANGE MCU FAMILY
17.4.5
DS31017A-page 17-28
SDA
SCL
Master Mode
Master mode of operation is supported by interrupt generation on the detection of the START and
STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP
module is disabled. Control of the I
with both the S and P bits clear.
In master mode the SCL and SDA lines are manipulated by the SSP hardware.
The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):
• START condition
• STOP condition
• Data transfer byte transmitted/received
• Acknowledge Transmit
• Repeated Start
Figure 17-17: SSP Block Diagram (I 2 C Master Mode)
SDA in
Bus Collision
SCL in
Read
MSb
Write collision detect
end of XMIT/RCV
Start bit, Stop bit,
State counter for
Clock Arbitration
Start bit detect
Stop bit detect
Acknowledge
Generate
SSPBUF
SSPSR
Preliminary
2
C bus may be taken when the P bit is set, or the bus is idle
LSb
Write
clock
data bus
shift
Internal
Set/Reset, S, P, WCOL (SSPSTAT)
Set SSPIF, BCLIF
Reset ACKSTAT, PEN (SSPCON2)
1997 Microchip Technology Inc.
SSPADD<6:0>
SSPM3:SSPM0
Baud
rate
generator
Related parts for PIC12CE519-04E/SN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8-SOIJ
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8DIP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8SOIC
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8-SOIJ
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8DIP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU EPROM 1KX12 W/EE 8CDIP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8DIP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8SOIC
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC MCU OTP 1KX12 W/EE 8-SOIJ
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet: