PIC16F648A-E/SO Microchip Technology, PIC16F648A-E/SO Datasheet - Page 83
![IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,SOP,18PIN,PLASTIC](/photos/6/76/67656/150-18-soic_sml.jpg)
PIC16F648A-E/SO
Manufacturer Part Number
PIC16F648A-E/SO
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,SOP,18PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F627A-IP.pdf
(180 pages)
3.PIC16F627A-IP.pdf
(8 pages)
4.PIC16F627A-IP.pdf
(22 pages)
Specifications of PIC16F648A-E/SO
Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Size
7KB (4K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
18-SOIC (7.5mm Width)
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
256 B
Interface Type
SCI, USART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
I3DBF648 - BOARD DAUGHTER ICEPIC3
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F648A-E/SO
Manufacturer:
INTEL
Quantity:
5
FIGURE 12-5:
FIGURE 12-6:
FIGURE 12-7:
© 2009 Microchip Technology Inc.
RB1/RX/DT (Pin)
RB1/RX/DT (pin)
RB1/RX/DT (pin)
RCV Shift Reg
RCV Shift Reg
RCV Buffer Reg
Read RCV
Buffer Reg
RCREG
RCIF
(interrupt flag)
ADEN = 1
(Address Match
RCV Buffer Reg
Read RCV
Buffer Reg
RCREG
RCIF
(Interrupt Flag)
ADEN = 1
(Address Match
RCV Shift
Reg
RCV Buffer Reg
Read RCV
Buffer Reg
RCREG
RCIF
(Interrupt Flag)
ADEN
(Address Match
Note:
Note:
Enable)
Enable)
Enable)
Note:
This timing diagram shows a data byte followed by an address byte. The data byte is not read into the RCREG
(Receive Buffer) because ADEN = 1 and bit 8 = 0.
This timing diagram shows an address byte followed by an data byte. The data byte is not read into the RCREG
(receive buffer) because ADEN was not updated (still = 1) and bit 8 = 0.
This timing diagram shows an address byte followed by an data byte. The data byte is read into the RCREG
(Receive Buffer) because ADEN was updated after an address match, and was cleared to a ‘0’, so the contents
of the Receive Shift Register (RSR) are read into the Receive Buffer regardless of the value of bit 8.
‘1’
‘1’
Start
Start
Start
ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT
ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST
ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST FOLLOWED BY
VALID DATA BYTE
bit
bit
bit
bit 0
bit 0
bit 0
bit 8 = 1, Address Byte
bit 8 = 1, Address Byte
bit 8 = 0, Data Byte
bit 1
bit 1
bit 1
bit 8
bit 8
bit 8
Stop
Stop
Stop
bit
bit
bit
Word 1
RCREG
Word 1
RCREG
PIC16F627A/628A/648A
Start
Start
Start
bit
bit
bit
bit 8 = 1, Address Byte
bit 0
bit 0
bit 0
bit 8 = 0, Data Byte
bit 8 = 0, Data Byte
bit 8
bit 8
bit 8
Stop
Stop
Stop
bit
bit
bit
Word 2
RCREG
Word 1
RCREG
DS40044G-page 83
‘1’
‘1’