PIC18F2620T-I/SO Microchip Technology, PIC18F2620T-I/SO Datasheet
PIC18F2620T-I/SO
Specifications of PIC18F2620T-I/SO
Related parts for PIC18F2620T-I/SO
PIC18F2620T-I/SO Summary of contents
Page 1
... Note 1: The I C™ interface does not conform to the 400 kHz I 100 kHz) in all details, but may be used with care where higher rates are required by the application. © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 1. Module: MSSP In its current implementation, the I mode operates as follows: ...
Page 2
... Configure the auto-shutdown for software restart by clearing the PRSEN bit (PWM1CON<7>). The PWM can be re-enabled by clearing the ECCPASE bit (ECCP1AS<7>) after the shutdown condition expires. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. ...
Page 3
... Work around None. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 8. Module: ECCP and CCP The CCP1 and CCP2 configured for PWM mode, with 1:1 Timer2 prescaler and duty cycle set to the period minus 1, may result in the PWM output(s) remaining at a logic low level ...
Page 4
... Date Codes that pertain to this issue: All engineering and production devices. Units Conditions LSb and V REF REF REF LSb and V REF SS DD configured for auto-shutdown with s may use the comparator interrupt CY by clearing the EECPASE © 2006 Microchip Technology Inc. - bit ...
Page 5
... CCPR1H:CCPR1L = where the prescale depending on the T1CKPS1:T1CKPS0 bit values. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 15. Module: ECCP When a shutdown condition occurs, the output port(s) is made inactive for the duration of the event ...
Page 6
... Wait for the system to become idle before setting the RCEN bit. This requires a check for the following bits to be clear: ACKEN, RCEN, PEN, RSEN and SEN. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. ...
Page 7
... Foo call : ; insert high priority ISR code here : RETFIE FAST © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 Work around 1. Assembly Language Programming any two-cycle instruction is used to modify the WREG, BSR or STATUS register, do not use the RETFIE FAST instruction to return from the interrupt ...
Page 8
... RETFIE FAST instruction. If the proper high priority interrupt bit is set in the IPRx register, then the interrupt is treated as high priority in spite directive. ® C18 C Com- The code segment shown in Example 3 demonstrates the work around using the C18 compiler: of the pragma interruptlow © 2006 Microchip Technology Inc. ...
Page 9
... Example 4. This example illustrates how it reduces the instruction cycle count from 10 cycles to 3: EXAMPLE 4: #pragma code high_vector_section=0x8 void high_vector (void) { _asm CALL high_vector_branch, 1 _endasm } void high_vector_branch (void) { _asm POP GOTO high_isr _endasm } #pragma interrupt high_isr void high_isr (void) { ... } © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 DS80200D-page 9 ...
Page 10
... RCEN bit to clear. For mul- tiple byte receptions, the software must wait until the bit is cleared by the peripheral before the next byte can be received. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. to clear CY ...
Page 11
... SPI Slave mode, ensure that the SSPOV bit is clear before disabling the module. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 33. Module: MSSP (SPI Mode) When the SPI is using Timer2/2 as the clock ...
Page 12
... Clear the WUE bit in software after the wake- up event has occurred prior to reading the receive buffer, RCREG. 2. Poll the WUE bit and read RCREG after the WUE bit is automatically cleared. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. the RCIF ...
Page 13
... SSPBUF and clear the WCOL (SSPCON1<7>) bit if necessary. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 40. Module: MSSP In SPI mode, the SDO output may change after the inactive clock edge of the bit ‘0’ output. This may affect some SPI components that read data over 300 ns after the inactive edge of SCK ...
Page 14
... Device is accessing RAM. • Asynchronous Reset (i.e., WDT, BOR or MCLR occurs when a write operation is being executed (start cycle). Work around None Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. ...
Page 15
... Asynchronous Counter). Rev D Document (5/2006) Removed issue 34 (Timer1). Added Example 4 in issue 23 (Interrupts). Added issues 34-37 (EUSART), 38 (Timer1), 39-42 (MSSP), and 43 (Reset). Added Date Code information to new issues from revision C (issues 24-33). © 2006 Microchip Technology Inc. PIC18F2525/2620/4525/4620 DS80200D-page 15 ...
Page 16
... PIC18F2525/2620/4525/4620 NOTES: DS80200D-page 16 © 2006 Microchip Technology Inc. ...
Page 17
... PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 18
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2006 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...