S29AL008D70TFI020 Spansion Inc., S29AL008D70TFI020 Datasheet - Page 22

Flash Memory IC

S29AL008D70TFI020

Manufacturer Part Number
S29AL008D70TFI020
Description
Flash Memory IC
Manufacturer
Spansion Inc.
Datasheet

Specifications of S29AL008D70TFI020

Memory Size
8Mbit
Memory Configuration
1M X 8 / 512K X 16
Ic Interface Type
Parallel
Access Time
70ns
Memory Case Style
TSOP
No. Of Pins
48
Operating Temperature Range
-40°C To +85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29AL008D70TFI020
Manufacturer:
SPANSION
Quantity:
6 036
Part Number:
S29AL008D70TFI020
Manufacturer:
THAILAND
Quantity:
10
Part Number:
S29AL008D70TFI020
Manufacturer:
SPANSION
Quantity:
6 716
Part Number:
S29AL008D70TFI020
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29AL008D70TFI020
Quantity:
2
Company:
Part Number:
S29AL008D70TFI020
Quantity:
285
Note:
22
See
Chip Erase Command Sequence
Table 5, on page 25
Chip erase is a six bus cycle operation. The chip erase command sequence is ini-
tiated by writing two unlock cycles, followed by a set-up command. Two
additional unlock write cycles are then followed by the chip erase command,
which in turn invokes the Embedded Erase algorithm. The device does not require
the system to preprogram prior to erase. The Embedded Erase algorithm auto-
matically preprograms and verifies the entire memory for an all zero data pattern
prior to electrical erase. The system is not required to provide any controls or tim-
ings during these operations.
requirements for the chip erase command sequence.
Any commands written to the chip during the Embedded Erase algorithm are ig-
nored. Note that a hardware reset during the chip erase operation immediately
terminates the operation. The Chip Erase command sequence should be reiniti-
ated once the device returns to reading array data, to ensure data integrity.
The system can determine the status of the erase operation by using DQ7, DQ6,
DQ2, or RY/BY#. See
these status bits. When the Embedded Erase algorithm is complete, the device
returns to reading array data and addresses are no longer latched.
for program command sequence.
Increment Address
Write Operation Status, on page 27
Figure 3. Program Operation
in progress
Embedded
algorithm
D a t a
Program
Table 5, on page 25
S29AL008D
No
S h e e t
Command Sequence
Write Program
Last Address?
Programming
from System
Verify Data?
Completed
Data Poll
START
shows the address and data
Yes
Yes
for information on
No
S29AL008D_00A3 June 16, 2005

Related parts for S29AL008D70TFI020