AS5013-ASST-1000 austriamicrosystems, AS5013-ASST-1000 Datasheet - Page 11

• Manufacturer Part Number: AS5013-ASST-1000
• Description: IC ENCODER MAGNET 16-QFN
• Manufacturer: austriamicrosystems
• Series: EasyPoint™r
• Type: Special Purposer

Specifications of AS5013-ASST-1000

• Sensing Range: 30mT ~ 120mT
• Voltage - Supply: 2.7 V ~ 3.6 V
• Current - Supply: 190µA
• Output Type: Digital, Open Drain
• Features: Low Power
• Operating Temperature: -20°C ~ 80°C
• Package / Case: 16-UQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Output (max): -
• Other names: AS5013-ASST-1000TR

AS5013
Data Sheet
3.13 Hall Element direct read Registers (2Ah)
The AGC register controls the sensitivity of each hall element C1..C5, in order to stay in the larger dynamic range
of the 12-bit ADC of the AS5013. In order to determine the best value to be set during the AS5013 initialization,
place your magnet on the 0,0 position (centered on C5 hall element), and increase the AGC value to obtain the
nearest value to 2867 (= 70% of 4096).
It is possible that this value cannot be reached with small magnets or with large airgaps. In that case set AGC to
3Fh, which is the maximum sensitivity.
3.14 Power ON
The AS5013 has a Power ON Reset (POR) cell to monitor the VDD voltage at startup and reset all the internal
registers.
After the internal reset is completed, the POR cell is disabled in order to save current during normal operation.
If VDD drops below 2.7V down to 0.2V, the POR cell will not be enabled back, and the registers will not be correctly
reseted or can get random values.
NOTE: It is highly recommended to control the external RESETn signal by applying a LOW pulse of >100ns
once VDD reached 2.7V and VDDp reached 1.7V.
www.austriamicrosystems.com
External RESETn pin, and without Power on Reset (POR).
(>1.7V)
VDDp
2.7V
0V
0
Reset value: 0010 0000
VDD @ t=0 between
Power up phase
0V and 2.7V
Bit 7
R
0
Bit 6
R
0
>100ns
AGC5
Bit 5
R/W
>1000us
Revision 1.09
AGC4
Bit 4
R/W
2.7V
0.2V
0V
AGC3
Bit 3
R/W
VDD @ t=0 between
Power up phase
0V and 0.2V
Power on Reset (POR) only
AGC2
Bit 2
R/W
>1000us
AGC1
Bit 1
R/W
AGC0
Bit 0
R/W
11 – 31