ACPL-P480-020E Avago Technologies US Inc., ACPL-P480-020E Datasheet - Page 7

no-image

ACPL-P480-020E

Manufacturer Part Number
ACPL-P480-020E
Description
Optocoupler(5MBd),UL+LF
Manufacturer
Avago Technologies US Inc.
Datasheet

Specifications of ACPL-P480-020E

Voltage - Isolation
5000Vrms
Number Of Channels
1, Unidirectional
Current - Output / Channel
25mA
Propagation Delay High - Low @ If
150ns @ 6mA ~ 10mA
Current - Dc Forward (if)
10mA
Input Type
DC
Output Type
Push-Pull, Totem-Pole
Mounting Type
Surface Mount
Package / Case
6-SOIC (0.180", 4.58mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 6. Switching Specifications
Over recommended operating conditions T
V to 0.8 V, unless otherwise specified. All typicals at T
Table 7. Package Characteristics
*
** F
*** For ACPL-W480 and Option 020 of ACPL-P480)
Notes:
1. The t
2. Pulse Width Distortion (PWD) is defined as |t
3. The difference between t
4. CM
5. Device considered a two-terminal device: pins 1, 2 and 3 shorted together and pins 4, 5 and 6 shorted together.
6. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V
7
Parameter
Propagation Delay Time to
Logic Low Output Level
Propagation Delay Time to
Logic High Output Level
Pulse Width Distortion
Propagation Delay Difference
Between Any 2 Parts
Output Rise Time (10-90%)
Output Fall Time (90-10%)
Logic High Common Mode
Transient Immunity
Logic Low Common Mode
Transient Immunity
Parameter
Input-Output Momentary
Withstand Voltage*
Input-Output Resistance
Input-Output Capacitance
The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous
voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable).
output pulse. The t
edge of the output pulse.
CM
detection current limit, I
1 second (leakage detection current limit, I
shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
or all ACPL-P480 devices except Option 020
H
L
is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, V
PLH
is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, V
propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the
PHL
propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing
I-O
PLH
≤ 5 μA). ; each optocoupler with option 020 is proof tested by applying an insulation test voltage ≥ 6000 V
and t
PHL
Symbol
t
t
|t
= PWD
PDD
t
t
|CM
|CM
Symbol
V
R
C
between any two devices under the same test condition.
PHL
PLH
r
f
PHL
ISO
I-O
I-O
H
L
|
- t
|
I-O
PHL
PLH
≤ 5 μA). This test is performed before the 100% production test for partial discharge (Method b)
- t
|
PLH
A
= -40 °C to 100 °C, V
Min.
3750**
5000***
| for any given device.
Min.
-100
20
20
A
= 25 °C.
Typ.
10
0.6
Typ.
150
110
16
20
12
Max.
350
350
250
250
Max.
CC
= +4.5 V to 20 V, I
Units
ns
ns
ns
ns
ns
ns
kV/μs
kV/μs
Units
V
rms
Test Conditions
RH < 50%, t = 1 min.
T
V
f = 1 MHz, V
Test Conditions
With Peaking
Capacitor
With Peaking
Capacitor
|V
mA, V
|V
V
A
I-O
CC
CM
CM
= 25°C
F(ON)
= 500 Vdc
= 5 V, T
| = 1000 V, I
| = 1000 V, V
CC
= 5 V, T
= 6 mA to 10 mA, V
A
I-O
= 25˚C
= 0 Vdc
A
RMS
F
F
= 25˚C
= 6.0
= 0 V,
for one second (leakage
Fig.
5, 6
5, 6
5, 8
5, 8
11
11
Fig.
O
F(OFF)
< 0.8 V.
O
Note
1
1
2
3
4
4
Note
5, 6
6
6
> 2.0 V.
RMS
= 0
for

Related parts for ACPL-P480-020E