AD9276-80KITZ Analog Devices Inc, AD9276-80KITZ Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9276-80KITZ
Manufacturer Part Number
AD9276-80KITZ
Description
80MSPS ADC Converter Evaluation Board
Manufacturer
Analog Devices Inc
Datasheet
1.AD9276BSVZ.pdf
(48 pages)
Specifications of AD9276-80KITZ
Silicon Manufacturer
Analog Devices
Application Sub Type
ADC
Kit Application Type
Data Converter
Silicon Core Number
AD9276
Number Of Adc's
1
Number Of Bits
12
Sampling Rate (per Second)
80M
Data Interface
Serial, SPI™
Inputs Per Adc
1 Differential
Input Range
*
Power (typ) @ Conditions
195mW @ 40MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9276
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD9276
For CW Doppler operation, the AD9276 integrates the LNA,
phase shifter, frequency conversion, and I/Q demodulation
into a single package and directly yields the baseband signal.
Figure 54 is a simplified diagram showing the concept for four
channels. The ultrasound wave (US wave) is received by four
transducer elements, TE1 through TE4, in an ultrasound probe
and generates signals E1 through E4. In this example, the phase
at TE1 leads the phase at TE2 by 45°.
In a real application, the phase difference depends on the
element spacing, wavelength (λ), speed of sound, angle of
incidence, and other factors. In Figure 54, the signals E1
through E4 are amplified by the low noise amplifiers. For
optimum signal-to-noise performance, the output of the LNA
is applied directly to the input of the demodulators. To sum the
signals E1 through E4, E2 is shifted 45° relative to E1 by setting
the phase code in Channel 2 to 0010, E3 is shifted 90° (0100), and
E4 is shifted 135° (0110). The phase-aligned current signals at
the output of the AD9276 are summed in an I-to-V converter to
provide the combined output signal with a theoretical improve-
ment in dynamic range of 6 dB for the four channels.
CW Application Information
The RESET pin is used to synchronize the LO dividers when
using multiple AD9276s. Because they are driven by the same
internal LO, the channels in any AD9276 are inherently syn-
chronous. However, when multiple AD9276s are used, it is
possible for their dividers to wake up in different phase states.
The function of the RESET pin is to phase align all the LO
signals in multiple AD9276s.
The 4LO divider of each AD9276 can be initiated in one of four
possible states: 0°, 90°, 180°, and 270° relative to other AD9276s.
The internally generated I/Q signals of each AD9276 LO are always
at a 90° angle relative to each other, but a phase shift can occur
during power-up between the dividers of multiple AD9276s
used in a common array.
45° EACH WITH
ARE DELAYED
EACH OTHER
RESPECT TO
4 US WAVES
135°
90°
45°
Figure 54. Simplified Example of the AD9276 Phase Shifter
0 °
CONVERT US TO
ELEMENTS TE1
THROUGH TE4
TRANSDUCER
ELECTRICAL
SIGNALS
Rev. 0 | Page 28 of 48
E1
E2
E3
E4
LNA
LNA
LNA
LNA
The RESET mechanism also allows the measurement of non-
mixing gain from the RF input to the output. The rising edge of
the active high RESET pulse can occur at any time; however, the
duration should be ≥ 20 ns minimum. When the RESET pulse
transitions from high to low, the LO dividers are reactivated on
the next rising edge of the 4LO clock. To guarantee synchronous
operation of multiple AD9276s, the RESET pulse must go low
on all devices before the next rising edge of the 4LO clock.
Therefore, it is best to have the RESET pulse go low on the falling
edge of the 4LO clock; at the very least, the t
An optimal timing setup is for the RESET pulse to go high on a
4LO falling edge and to go low on a 4LO falling edge; this gives
15 ns of setup time even at a 4LO frequency of 32 MHz (8 MHz
internal LO).
Check the synchronization of multiple AD9276s using the
following procedure:
1.
2.
3.
4.
5.
PHASE SET
PHASE SET
PHASE SET
PHASE SET
Activate at least one channel per AD9276 by setting the
appropriate channel enable bit in the serial interface (see
Table 18, Register 0x2D, Bit 4).
Set the phase code of all AD9276 channels to the same
logic state, for example, 0000.
Apply the same test signal to all devices to generate a sine
wave in the baseband output and measure the output of
one channel per device.
Apply a RESET pulse to all AD9276s.
Because all the phase codes of the AD9276s should be the
same, the combined signal of multiple devices should be N
times greater than a single channel. If the combined signal
is less than N times one channel, one or more of the LO
phases of the individual AD9276s is in error.
PHASE BIT
SETTINGS
FOR 135°
FOR 90°
FOR 45°
FOR 0°
CH 1
CH 2
CH 3
CH 4
LAG
LAG
LAG
LAG
S1
S2
S3
S4
S1 THROUGH S4
ARE NOW
IN PHASE
S1 + S2 + S3 + S4
SUMMED
OUTPUT
SETUP
should be ≥ 5 ns.