IPR-10GETHERNET Altera, IPR-10GETHERNET Datasheet - Page 29
IPR-10GETHERNET
Manufacturer Part Number
IPR-10GETHERNET
Description
IP CORE Renewal Of IP-10GETHERNET
Manufacturer
Altera
Datasheet
1.IP-10GETHERNET.pdf
(86 pages)
Specifications of IPR-10GETHERNET
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Quartus II
Features
IEEE 802.3 2005 And 802.1Q Ethernet Standards, Management Data I/O (MDIO) Master Interface
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 29 of 86
- Download datasheet (3Mb)
MAC Functional Description
Figure 3–3. High-Level Block Diagram of the 10-Gbps Ethernet MAC
3.2.1. Transmit Datapath
© July 2010 Altera Corporation
Client Side
Management
Interface,
Datapath
Client Side
Interface,
Avalon-MM
Avalon-ST
Avalon-ST
Interface
Interface
Interface
32-bit
64-bit
64-bit
The Tx MAC module receives the client payload data with the destination and source
addresses and then adds, appends, or updates various header fields in accordance
with the configuration specified. The MAC does not modify the destination address
or the payload received from client. However, the Tx MAC module adds a preamble,
pads the payload to satisfy the minimum Ethernet frame payload of 64 bytes, and
calculates the CRC over the entire MAC frame. (If padding is added, it is also
included in CRC calculation.) The Tx MAC module can also modify the source
address, and insert interpacket gap (IPG) bytes when necessary.
(Optional)
(Optional)
Configuration and Status Registers
FIFO
FIFO
Tx
Rx
MAC Interface
64-bit FIFO
MDIO Interface to External PHY
Rx MAC
Tx MAC
64-bit Data Bus
Statistics Registers
SDR Interface
XGMI-like
10-Gbps Ethernet IP Functional Description
SDR-DDR
(optional)
Module
XGMII
MDIO
MDC
Standard
XGMII
3–3
Related parts for IPR-10GETHERNET
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: