PCA9550D NXP Semiconductors, PCA9550D Datasheet - Page 15
![LED Drivers 2-BIT I2C FM OD LED BLK RST](/photos/15/65/156558/soic8_sml.jpg)
PCA9550D
Manufacturer Part Number
PCA9550D
Description
LED Drivers 2-BIT I2C FM OD LED BLK RST
Manufacturer
NXP Semiconductors
Datasheet
1.PCA9550DP118.pdf
(26 pages)
Specifications of PCA9550D
Number Of Segments
2
Low Level Output Current
24000 uA (Min)
Operating Supply Voltage
2.3 V to 5.5 V
Maximum Supply Current
500 uA
Maximum Power Dissipation
400 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-96
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PCA9550D,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PCA9550D
Manufacturer:
NXP Semiconductors
Quantity:
1 880
Part Number:
PCA9550D
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
PCA9550D,112
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9550D.
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
PCA9550DP
Manufacturer:
TOSHIBA
Quantity:
12 000
Company:
Part Number:
PCA9550DP
Manufacturer:
NXP
Quantity:
60 000
Part Number:
PCA9550DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
PCA9550DP-T
Manufacturer:
NXP
Quantity:
5 000
NXP Semiconductors
11. Dynamic characteristics
Table 14.
[1]
[2]
[3]
[4]
[5]
PCA9550_5
Product data sheet
Symbol
f
t
t
t
t
t
t
t
t
t
t
t
t
t
Port timing
t
t
t
Reset
t
t
t
SCL
BUF
HD;STA
SU;STA
SU;STO
HD;DAT
VD;ACK
VD;DAT
SU;DAT
LOW
HIGH
r
f
SP
v(Q)
su(D)
h(D)
w(rst)
rec(rst)
rst
t
t
C
Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
Upon reset, the full delay will be the sum of t
VD;ACK
VD;DAT
b
= total capacitance of one bus line in pF.
= minimum time for SDA data output to be valid following SCL LOW.
= time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
Dynamic characteristics
Parameter
SCL clock frequency
bus free time between a STOP and
START condition
hold time (repeated) START condition
set-up time for a repeated START
condition
set-up time for STOP condition
data hold time
data valid acknowledge time
data valid time
data set-up time
LOW period of the SCL clock
HIGH period of the SCL clock
rise time of both SDA and SCL signals
fall time of both SDA and SCL signals
pulse width of spikes that must be
suppressed by the input filter
data output valid time
data input set-up time
data input hold time
reset pulse width
reset recovery time
reset time
rst
and the RC time constant of the SDA bus.
Rev. 05 — 13 October 2008
Conditions
LOW-level
HIGH-level
2-bit I
2
C-bus LED driver with programmable blink rates
[4][5]
[1]
[2]
[2]
Standard-mode
Min
250
100
400
4.7
4.0
4.7
4.0
4.7
4.0
0
0
1
6
0
-
-
-
-
-
-
-
I
2
C-bus
1500
1000
Max
100
600
600
300
200
50
-
-
-
-
-
-
-
-
-
-
-
-
-
20 + 0.1C
20 + 0.1C
Fast-mode I
Min
100
100
400
1.3
0.6
0.6
0.6
1.3
0.6
0
0
1
6
0
-
-
-
-
-
PCA9550
b
b
© NXP B.V. 2008. All rights reserved.
[3]
[3]
2
C-bus
Max
400
600
600
600
300
300
200
50
-
-
-
-
-
-
-
-
-
-
-
-
-
15 of 26
Unit
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s