LCMXO2280C-M-EVN Lattice, LCMXO2280C-M-EVN Datasheet - Page 21
LCMXO2280C-M-EVN
Manufacturer Part Number
LCMXO2280C-M-EVN
Description
Microcontroller Modules & Accessories MachXO Mini Dev Kit
Manufacturer
Lattice
Series
MachXOr
Type
PLDr
Datasheets
1.LCMXO2-1200HC-4TG100CR1.pdf
(103 pages)
2.LCMXO2280C-M-EVN.pdf
(44 pages)
3.LCMXO2280C-M-EVN.pdf
(4 pages)
Specifications of LCMXO2280C-M-EVN
Silicon Manufacturer
Lattice
Silicon Core Number
LCMXO2280C-4TN144C
Silicon Family Name
MachXO
Rohs Compliant
Yes
Contents
Board, Cables, Documentation
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
LCMXO2280C-3FTN256C
- LCMXO2-1200HC-4TG100CR1 PDF datasheet
- LCMXO2280C-M-EVN PDF datasheet #2
- LCMXO2280C-M-EVN PDF datasheet #3
- Current page: 21 of 103
- Download datasheet (2Mb)
Lattice Semiconductor
In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling
edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to
switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.
Figure 2-14 shows the output register block on the left, top and bottom edges.
Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)
Right Edge
The output register block on the right edge is a superset of the output register on left, top and bottom edges of the
device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right
edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the out-
put register block on other edges.
In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling
edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used
to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.
Figure 2-15 shows the output register block on the right edge.
SCLK
TD
D0
D1
D
Q
D/L Q
D
D/L Q
Q
2-17
Q0
Q1
MachXO2 Family Data Sheet
Tri-state path
Output path
TQ
Q
Architecture
Related parts for LCMXO2280C-M-EVN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC, CPLD, FLASH, 2280 MACROCELL FTBGA256
Manufacturer:
LATTICE SEMICONDUCTOR
Part Number:
Description:
CPLD MachXO Family 1140 Macro Cells 1.8V/2.5V/3.3V 324-Pin FTBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTS 271 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTS 73 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTS 113 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTs 113 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTS 271 I/O
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTs 211 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTs 73 IO 1.8/ 2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD - Complex Programmable Logic Devices 2280 LUTs 271 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MACHXO PLD FLASH, SCRAM 1.8V, SMD
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
MACHXO PLD FLASH, SCRAM 1.8V, SMD
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools MachXO 2280C Eval Br d - Standard
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
CPLD MachXO Family 1140 Macro Cells 1.8V/2.5V/3.3V 256-Pin FTBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet: