74LVCH32244AEC/G:5 NXP Semiconductors, 74LVCH32244AEC/G:5 Datasheet - Page 2
![74LVCH32244AEC/LFBGA96/TRAYBDP](/photos/7/6/70664/96-lfbga_sot536-1_pkg_sml.jpg)
74LVCH32244AEC/G:5
Manufacturer Part Number
74LVCH32244AEC/G:5
Description
74LVCH32244AEC/LFBGA96/TRAYBDP
Manufacturer
NXP Semiconductors
Series
74LVCHr
Datasheet
1.74LVCH32244AEC518.pdf
(14 pages)
Specifications of 74LVCH32244AEC/G:5
Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
8
Number Of Bits Per Element
4
Current - Output High, Low
24mA, 24mA
Voltage - Supply
1.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
96-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74LVCH32244AEC/G-S
74LVCH32244AEC/G-S
935277682551
74LVCH32244AEC/G-S
935277682551
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74LVCH32244AEC/G:5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Notes
1. C
2. The condition is V
2004 May 13
t
t
t
C
C
PHL
PZH
PHZ
SYMBOL
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range of 1.2 V to 3.6 V
CMOS low power consumption
MULTIBYTE flow-trough standard pin-out architecture
Low inductance multiple power and ground pins for
minimum noise and ground bounce
Direct interface with TTL levels
Inputs accept voltages up to 5.5 V
All data inputs have bushold
Complies with JEDEC standard JESD8-B/JESD36
ESD protection:
HBM EIA/JESD22-A114-B exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 C to +85 C
Packaged in plastic fine-pitch ball grid array package.
I
PD
32-bit buffer/line driver; 5 V input/output
tolerant; 3-state
P
f
f
C
V
N = total load switching outputs;
i
o
/t
/t
/t
(C
D
CC
PD
= input frequency in MHz;
L
PLH
PZL
PLZ
= output frequency in MHz;
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts;
PD
V
CC
amb
propagation delay nAn to nYn
3-state output enable time nOE to nYn
3-state output disable time nOE to nYn
input capacitance
power dissipation capacitance per gate
2
V
CC
= 25 C; t
f
o
2
) = sum of the outputs.
I
f
= GND to V
i
N + (C
r
PARAMETER
= t
f
2.5 ns.
L
CC
.
V
CC
2
f
o
) where:
C
C
C
V
CC
L
L
L
2
outputs enabled
outputs disabled
= 50 pF; V
= 50 pF; V
= 50 pF; V
DESCRIPTION
The 74LVCH32244A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families. Inputs can be
driven from either 3.3 V or 5 V devices. In 3-state
operation, outputs can handle 5 V. These features allow
the use of these devices in a mixed 3.3 V and 5 V
environment.
The 74LVCH32244A is a 32-bit non-inverting buffer/line
driver with 3-state outputs. The 3-state outputs are
controlled by eight output enable inputs (1OE to 8OE).
A HIGH on pin nOE causes the outputs to assume a
high-impedance OFF-state.
To ensure the high-impedance state during power up or
power down, pin nOE should be tied to V
pull-up resistor; the minimum value of the resistor is
determined by the current-sinking capability of the driver.
The 74LVCH32244A bushold data inputs eliminates the
need for external pull-up resistors to hold unused or
floating data inputs at a valid logic level.
= 3.3 V; notes 1 and 2
D
in W).
CONDITIONS
CC
CC
CC
= 3.3 V
= 3.3 V
= 3.3 V
3.0
3.5
3.7
5.0
12
4.0
74LVCH32244A
TYPICAL
Product specification
CC
through a
ns
ns
ns
pF
pF
pF
UNIT