AD7398BR Analog Devices Inc, AD7398BR Datasheet - Page 17

no-image

AD7398BR

Manufacturer Part Number
AD7398BR
Description
D/A Converter (D-A) IC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7398BR

Resolution (bits)
12bit
Digital Ic Case Style
SOIC
No. Of Pins
16
Operating Temperature Range
-40°C To +125°C
Update Rate
0.167MSPS
Mounting Type
Surface Mount
Peak Reflow Compatible (260 C)
No
Rohs Status
RoHS non-compliant
Settling Time
6µs
Number Of Bits
12
Data Interface
Serial
Number Of Converters
4
Voltage Supply Source
Dual ±
Power Dissipation (max)
16mW
Operating Temperature
-40°C ~ 125°C
Package / Case
16-SOIC (0.300", 7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7398BR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7398BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7398BRZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD7398BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Note that the 80C51/80L51 provide the LSB first, although the
AD7398/AD7399 expect the MSB of the 16-bit/14-bit word
first. Care should be taken to ensure the transmit routine takes
this into account. This can usually be done with software by
shifting out and accumulating the bits in the correct order
before inputting to the DAC. In addition, 80C51 outputs two
byte words/16 bits of data. Thus for AD7399, the first two bits,
after rearrangement, should be don’t care as they are dropped
from the 14-bit word of the AD7399.
Rev. C | Page 17 of 24
When data is to be transmitted to the DAC, P3.3 is taken low.
Data on RxD is valid on the falling edge of TxD, so the clock
must be inverted as the DAC clocks data into the input shift
register on the rising edge of the serial clock. The 80C51/80L51
transmit their data in 8-bit bytes with only eight falling clock
edges occurring in the transmit cycle. As the AD7399 requires a
14-bit word, P3.3 (or any one of the other programmable bits) is the
CS input signal to the DAC; therefore P3.3 should be brought low
at the beginning of the 16-bit write cycle 2 × 8 bit-words, and held
low until the 16-bit 2 × 8 cycle is completed. After that, P3.3 is
brought high again and the new data loads to the DAC. Again, the
first two bits, after rearranging, should be don’t care. LDAC on the
AD7398/AD7399 can also be controlled by the 80C51/80L51 serial
port output by using another bit-programmable pin, P3.4.
AD7398/AD7399

Related parts for AD7398BR