AD7898AR-10 Analog Devices Inc, AD7898AR-10 Datasheet
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD7898AR-10
Specifications of AD7898AR-10
Available stocks
Related parts for AD7898AR-10
AD7898AR-10 Summary of contents
Page 1
FEATURES Fast 12-Bit ADC with 220 kSPS Throughput Rate 8-Lead SOIC Single 5 V Supply Operation High Speed, Flexible, Serial Interface that Allows Interfacing Processors On-Chip Track/Hold Amplifier Selection of Input Ranges 10 V for AD7898-10 ...
Page 2
AD7898–SPECIFICATIONS Parameter DYNAMIC PERFORMANCE 2 Signal to (Noise + Distortion) Ratio MIN MAX 2 Total Harmonic Distortion (THD) 2 Peak Harmonic or Spurious Noise 2 Intermodulation Distortion (IMD) 2nd Order Terms 3rd Order Terms Aperture Delay Aperture ...
Page 3
TIMING SPECIFICATIONS Parameter Limit MIN MAX Mode 0 Operation ...
Page 4
... This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Model AD7898AR-10 AD7898AR-10REEL AD7898AR-10REEL7 3 AD7898ARZ-10 3 AD7898ARZ-10REEL 3 AD7898ARZ-10REEL7 ...
Page 5
Pin Pin No. Mnemonic Function 1 REF IN Voltage Reference Input. An external reference source should be connected to this pin to provide the reference voltage for the AD7898’s conversion process. The REF IN input is buffered on-chip. The nominal ...
Page 6
AD7898 TERMINOLOGY Signal to (Noise + Distortion) Ratio This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum ...
Page 7
PERFORMANCE CURVES TPC 1 shows a typical FFT plot for the AD7898 at 220 kSPS sampling rate with a 30 kHz input frequency while operating in Mode 0. 5 –15 –35 –55 –75 –95 –115 FREQUENCY ...
Page 8
AD7898 –40 –45 –50 –55 – – 4.75V DD DRIVE – 5.0V –75 10 100 INPUT FREQUENCY – kHz TPC 5. SINAD vs. Input Frequency at 220 kSPS TPC 5 ...
Page 9
Figure 2 shows the analog input section for the AD7898-10 and AD7898-3. The analog input range of the AD7898-10 is ± into an input resistance of typically 30 kΩ. The analog input range of the AD7898-3 is ± ...
Page 10
AD7898 TYPICAL CONNECTION DIAGRAM Figure 5 shows a typical connection diagram for the AD7898. The GND pin is connected to the analog ground plane of the system. REF IN is connected to a decoupled 2.5 V supply from a reference ...
Page 11
CONVST SCLK CONVERSION IS INITIATED AND TRACK/HOLD GOES INTO HOLD t SCLK 1 2 SDATA Z ZERO THREE-STATE FOUR LEADING ZEROS Figure 7 shows the timing diagram for the read operation to the AD7898 in Mode 0. The ...
Page 12
AD7898 SCLK SDATA Z ZERO ZERO THREE-STATE FOUR LEADING ZEROS Mode 1 Operation The timing diagram in Figure 8 shows the AD7898 operating in Mode 1. The serial clock provides the conversion clock ...
Page 13
CS SCLK SDATA THE PART BEGINS TO POWER SCLK SDATA To enter power-down, the conversion process must be inter- rupted by bringing CS high anywhere after the fourth falling edge of SCLK and before the 11th falling ...
Page 14
AD7898 To chip-select the AD7898 in systems where more than one device is connected to the 8x51/L51’s serial port, a port bit configured as an output, from one of the 8x51/L51’s parallel ports can be used to gate on or ...
Page 15
TMS320C5x/C54x to AD7898 Interface The serial interface on the TMS320C5x/C54x uses a continu- ous serial clock and frame synchronization signal to synchronize the data transfer operations with peripheral devices like the AD7898. The CS input allows easy interfacing between the ...
Page 16
AD7898 AD7898 to MC68HC16 Interface The Serial Peripheral Interface (SPI) on the MC68HC16 is configured for Master Mode (MSTR = 1), Clock Polarity Bit (CPOL and the Clock Phase Bit (CPHA The SPI is configured by ...