AD9600BCPZ-105 Analog Devices Inc, AD9600BCPZ-105 Datasheet - Page 29

• Manufacturer Part Number: AD9600BCPZ-105
• Description: IC,A/D CONVERTER,DUAL,10-BIT,CMOS,LLCC,64PIN
• Manufacturer: Analog Devices Inc

Specifications of AD9600BCPZ-105

• Number Of Bits: 10
• Sampling Rate (per Second): 105M
• Data Interface: Serial, SPI™
• Number Of Converters: 2
• Power Dissipation (max): 650mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 12. SCLK/DFS Mode Selection (External Pin Mode)
Voltage at Pin
AGND
AVDD
Digital Output Enable Function (OEB)
The AD9600 has a flexible three-state ability for the digital
output pins. The three-state mode can be enabled by using the
SMI SDO/OEB pin or the SPI interface. If the SMI SDO/OEB pin
is low, the output data drivers are enabled. If the SMI SDO/OEB pin
is high, the output data drivers are placed into a high impedance
state. This output enable function is not intended for rapid access
to the data bus. Note that OEB is referenced to the digital output
driver supply (DRVDD) and should not exceed that supply voltage.
When the device uses the SPI interface, each channel’s data and
fast detect output pins can be independently three-stated by
using the output enable bar bit in Register 0x14.
Table 13. Output Data Format
Input (V)
(VIN+ ) − (VIN− )
(VIN+ ) − (VIN− )
(VIN+ ) − (VIN− )
(VIN+ ) − (VIN− )
(VIN+ ) − (VIN− )
SCLK/DFS
Offset binary (default)
Twos complement
Condition (V)
< −VREF − 0.5 LSB
= –VREF
= 0
= +VREF − 1.0 LSB
> +VREF − 0.5 LSB
SDIO/DCS
DCS disabled
DCS enabled (default)
Binary Output Mode
00 0000 0000
00 0000 0000
10 0000 0000
11 1111 1111
11 1111 1111
Rev. B | Page 29 of 72
TIMING
The AD9600 provides latched data with a pipeline delay of
12 clock cycles. Data outputs are available one propagation
delay (t
The length of the output data lines and the loads placed on them
should be minimized to reduce transients within the AD9600.
These transients can degrade the dynamic performance of the
converter. The lowest typical conversion rate of the AD9600 is
typically 10 MSPS. At clock rates below 10 MSPS, dynamic
performance may degrade.
Data Clock Output (DCO)
The AD9600 provides two data clock output (DCO) signals
intended for capturing the data in an external register. The data
outputs are valid on the rising edge of DCO, unless the polarity
has been changed via the SPI. See the timing diagrams shown
in Figure 2 and Figure 3 for more information.
PD
) after the rising edge of the clock signal.
10 0000 0000
Twos Complement Mode
10 0000 0000
00 0000 0000
01 1111 1111
01 1111 1111
AD9600
Overrange
1
0
0
0
1