AD9600BCPZ-105 Analog Devices Inc, AD9600BCPZ-105 Datasheet - Page 4

IC,A/D CONVERTER,DUAL,10-BIT,CMOS,LLCC,64PIN

AD9600BCPZ-105

Manufacturer Part Number
AD9600BCPZ-105
Description
IC,A/D CONVERTER,DUAL,10-BIT,CMOS,LLCC,64PIN
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9600BCPZ-105

Number Of Bits
10
Sampling Rate (per Second)
105M
Data Interface
Serial, SPI™
Number Of Converters
2
Power Dissipation (max)
650mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD9600
GENERAL DESCRIPTION
The AD9600 is a dual, 10-bit, 105 MSPS/125 MSPS/150 MSPS
ADC. It is designed to support communications applications
where low cost, small size, and versatility are desired.
The dual ADC core features a multistage, differential pipelined
architecture with integrated output error correction logic. Each
ADC features wide bandwidth, differential sample-and-hold
analog input amplifiers supporting a variety of user-selectable
input ranges. An integrated voltage reference eases design
considerations. A duty cycle stabilizer is provided to compen-
sate for variations in the ADC clock duty cycle, allowing the
converters to maintain excellent performance.
The AD9600 has several functions that simplify the automated
gain control (AGC) function in a communications receiver. For
example, the fast detect feature allows fast overrange detection
by outputting four bits of input level information with very
short latency.
Rev. B | Page 4 of 72
In addition, the programmable threshold detector allows moni-
toring the amplitude of the incoming signal with short latency,
using the four fast detect bits of the ADC. If the input signal level
exceeds the programmable threshold, the fine upper threshold
indicator goes high. Because this threshold is set from the four
MSBs, the user can quickly adjust the system gain to avoid an
overrange condition.
Another AGC-related function of the AD9600 is the signal
monitor. This block allows the user to monitor the composite
magnitude of the incoming signal, which aids in setting the gain
to optimize the dynamic range of the overall system.
The ADC output data can be routed directly to the two external
10-bit output ports. These outputs can be set from 1.8 V to 3.3 V
CMOS or 1.8 V LVDS. In addition, flexible power-down options
allow significant power savings.

Related parts for AD9600BCPZ-105