ADE7156ASTZF16-RL Analog Devices Inc, ADE7156ASTZF16-RL Datasheet - Page 30
![1-Phase Energy Meter IC](/photos/6/60/66065/505-64-lqfp_sml.jpg)
ADE7156ASTZF16-RL
Manufacturer Part Number
ADE7156ASTZF16-RL
Description
1-Phase Energy Meter IC
Manufacturer
Analog Devices Inc
Datasheet
1.ADE7169ASTZF16.pdf
(152 pages)
Specifications of ADE7156ASTZF16-RL
Applications
Energy Measurement
Core Processor
8052
Program Memory Type
FLASH (16 kB)
Controller Series
ADE71xx
Ram Size
512 x 8
Interface
I²C, SPI, UART
Number Of I /o
20
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADE7156ASTZF16-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Table 18. Power Management Interrupt Flag SFR (IPSMF, Address 0xF8)
Bit
7
6
5
4
3
2
1
0
1
Table 19. Battery Switchover Configuration SFR (BATPR, Address 0xF5)
Bit
[7:2]
[1:0]
Table 20. Peripheral Configuration SFR (PERIPH, Address 0xF4)
Bit
7
6
5
4
3
2
[1:0]
Table 21. Power Management Interrupt Enable SFR (IPSME, Address 0xEC)
Bit
7
6
5
4
3
2
1
0
1
This feature is not available in the ADE7116.
This feature is not available in the ADE7116.
Bit Address
0xFF
0xFE
0xFD
0xFC
0xFB
0xFA
0xF9
0xF8
Mnemonic
RXFLAG
VSWSOURCE
VDD_OK
PLL_FLT
REF_BAT_EN
Reserved
RXPROG
Mnemonic
EPSR
Reserved
ESAG
Reserved
EVADC
EBAT
EBSO
EVDCIN
Mnemonic
Reserved
BATPRG
1
1
1
Mnemonic
FPSR
FPSM
FSAG
Reserved
FVADC
FBAT
FBSO
FVDCIN
Default
0
1
1
0
0
0
00
1
1
1
Default
00
00
Default
0
0
0
0
0
0
0
0
Description
If set, indicates that an Rx edge event triggered wake-up from PSM2.
Indicates the power supply that is internally connected to V
If set, indicates that V
If set, indicates that a PLL fault occurred where the PLL lost lock. Set the PLLACK bit (see Table 51) in
the start ADC measurement SFR (ADCGO, Address 0xD8) to acknowledge the fault and clear the
PLL_FLT bit.
Set this bit to enable internal voltage reference in PSM2 mode. This bit should be set if LCD is on in
PSM1 and PSM2 mode.
This bit must be kept at 0 for proper operation.
Controls the function of the P1.0/RxD pin.
RXPROG
00
01
11
Default
0
0
0
0
0
0
0
0
Description
Power supply restored interrupt flag. Set when the V
This occurs when the source of V
PSM interrupt flag. Set when an enabled PSM interrupt condition occurs.
Voltage SAG interrupt flag. Set when an ADE energy measurement SAG condition occurs.
This bit must be kept at 0 for proper operation.
VDCINADC monitor interrupt flag. Set when V
measurement is ready.
V
Battery switchover interrupt flag. Set when V
V
Description
These bits must be kept at 0 for proper operation.
Control bits for battery switchover.
BATPRG
00
01
1X
BAT
DCIN
monitor interrupt flag. Set when V
monitor interrupt flag. Set when V
Enables a PSM interrupt when the power supply restored interrupt flag (FPSR) is set.
Reserved.
Enables a PSM interrupt when the voltage SAG interrupt flag (FSAG) is set.
This bit must be kept at 0 for proper operation.
Enables a PSM interrupt when the VDCINADC monitor interrupt flag (FVADC) is set.
Enables a PSM interrupt when the V
Enables a PSM interrupt when the battery switchover interrupt flag (FBSO) is set.
Enables a PSM interrupt when the V
Description
Result
GPIO
RxD with wake-up disabled
RxD with wake-up enabled
DD
Rev. B | Page 30 of 152
power supply is ready for operation.
Result
Battery switchover enabled on low V
Battery switchover enabled on low V
Battery switchover disabled
SWOUT
BAT
changes from V
DCIN
falls below BATVTH or when V
BAT
DCIN
falls below 1.2 V.
monitor interrupt flag (FBAT) is set.
SWOUT
monitor interrupt flag (FVDCIN) is set.
DCIN
changes by VDCIN_DIFF or when V
switches from V
SWOUT
DD
BAT
DD
DD
power supply has been restored.
(0: V
to V
and low V
SWOUT
DD
.
= V
DD
DCIN
BAT
BAT
to V
; 1: V
measurement is ready.
BAT.
SWOUT
= V
DD
DCIN
).