ADE7156ASTZF16-RL Analog Devices Inc, ADE7156ASTZF16-RL Datasheet - Page 69
![1-Phase Energy Meter IC](/photos/6/60/66065/505-64-lqfp_sml.jpg)
ADE7156ASTZF16-RL
Manufacturer Part Number
ADE7156ASTZF16-RL
Description
1-Phase Energy Meter IC
Manufacturer
Analog Devices Inc
Datasheet
1.ADE7169ASTZF16.pdf
(152 pages)
Specifications of ADE7156ASTZF16-RL
Applications
Energy Measurement
Core Processor
8052
Program Memory Type
FLASH (16 kB)
Controller Series
ADE71xx
Ram Size
512 x 8
Interface
I²C, SPI, UART
Number Of I /o
20
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADE7156ASTZF16-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
The reactive energy accumulation depends on the setting of the
SAVARM and ABSVARM bits in the ACCMODE register
(Address 0x0F). When both bits are cleared, the addition is
signed and, therefore, negative energy is subtracted from the
reactive energy contents. When both bits are set, the
ADE7169/ADE7569 are set to be in the more restrictive mode,
which is the absolute accumulation mode. When the SAVARM
bit (Bit 2) in the ACCMODE register (Address 0x0F) is set, the
reactive power is accumulated depending on the sign of the
active power. When the active power is positive, the reactive
power is added as it is to the reactive energy register. When the
active power is negative, the reactive power is subtracted from
the reactive energy accumulator (see the Var Antitamper
Accumulation Mode section).
When the ABSVARM bit (Bit 3) in the ACCMODE register
(Address 0x0F) is set, the absolute reactive power is used for
the reactive energy accumulation (see the Var Absolute
Accumulation Mode section).
The output of the multiplier is divided by VARDIV. If the value
in the VARDIV register (Address 0x25) is equal to 0, the internal
reactive energy register is divided by 1. VARDIV is an 8-bit,
unsigned register. After dividing by VARDIV, the reactive
energy is accumulated in a 49-bit internal energy accumulation
register. The upper 24 bits of this register are accessible through
a read to the reactive energy register (VARHR[23:0], Address
0x04). A read to the RVAHR register (Address 0x08) returns the
CURRENT
CHANNEL
VOLTAGE
CHANNEL
HPF
PHCAL[7:0]
SHIFTING FILTER
90° PHASE
Π
2
T
REACTIVE POWER
LPF2
CLKIN
sgn
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
SIGNAL
5
TIME (nT)
VAROS[15:0]
2
6
Figure 72. Reactive Energy Calculation
2
+
5
+
2
WAVEFORM
REGISTER
–6
VALUES
Rev. B | Page 69 of 152
2
–7
FOR WAVEFORM
2
–8
SAMPLING
VARGAIN[11:0]
content of the VARHR register, and the upper 24 bits of the
internal register are cleared.
As shown in Figure 72, the reactive power signal is accumulated
in an internal 49-bit, signed register. The reactive power signal
can be read from the waveform register by setting the WAVMODE
register (Address 0x0D) and setting the WFSM bit (Bit 5) in the
Interrupt Enable 3 SFR (MIRQENH, Address 0xDB). Like the
current and voltage channel waveform sampling modes, the wave-
form data is available at sample rates of 25.6 kSPS, 12.8 kSPS,
6.4 kSPS, and 3.2 kSPS.
Figure 67 shows this energy accumulation for full-scale signals
(sinusoidal) on the analog inputs. These curves also apply for
the reactive energy accumulation.
Note that the energy register contents roll over to full-scale
negative (0x800000) and continue to increase in value when the
power or energy flow is positive. Conversely, if the power is
negative, the energy register underflows to full-scale positive
(0x7FFFFF) and continues to decrease in value.
Using the Interrupt Enable 2 SFR (MIRQENM, Address 0xDA),
the ADE7169/ADE7569 can be configured to issue an ADE
interrupt to the 8052 core when the reactive energy register is
half-full (positive or negative) or when an overflow or
underflow occurs.
DIGITAL-TO-FREQUENCY
VARDIV[7:0]
CONVERTER
%
TO
+
+
48
23
VARHR[23:0]
OUTPUTS FROM THE LPF2 ARE
ACCUMULATED (INTEGRATED) IN
THE INTERNAL REACTIVE ENERGY
REGISTER
0
UPPER 24 BITS ARE
ACCESSIBLE THROUGH
VARHR[23:0] REGISTER
0