ADF4113HVBRUZ-RL Analog Devices Inc, ADF4113HVBRUZ-RL Datasheet - Page 9

• Manufacturer Part Number: ADF4113HVBRUZ-RL
• Description: IC,FREQUENCY SYNTHESIZER,BICMOS,TSSOP,16PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Type: Clock/Frequency Synthesizer (RF)r

Specifications of ADF4113HVBRUZ-RL

• Pll: Yes
• Input: CMOS
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 2:1
• Differential - Input:output: Yes/No
• Frequency - Max: 4GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP
• Frequency-max: 4GHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADF4113HVEB1Z - BOARD EVALUATION FOR ADF4113HVEVAL-ADF4113EBZ2 - BOARD EVAL FOR ADF4113 1750MHZEVAL-ADF4113EBZ1 - BOARD EVAL FOR ADF4113EVAL-ADF411XEBZ1 - BOARD EVAL FOR ADF411X NO CHIP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 14. SW1 and SW2
are normally closed switches (NC in Figure 14). SW3 is normally
open (NO in Figure 14). When power-down is initiated, SW3 is
closed and SW1 and SW2 are opened. This ensures that there is
no loading of the REF
RF INPUT STAGE
The RF input stage is shown in Figure 15. It is followed by a
two-stage limiting amplifier to generate the current-mode logic
(CML) clock levels needed for the prescaler.
PRESCALER (P/P + 1)
Together with the A and B counters, the dual-modulus prescaler
(P/P + 1) enables the large division ratio, N, to be realized by
The dual-modulus prescaler, operating at CML levels, takes the
clock from the RF input stage and divides it down to a manageable
frequency for the CMOS A and CMOS B counters. The pre-
scaler is programmable; it can be set in software to 8/9, 16/17,
32/33, or 64/65. It is based on a synchronous 4/5 core.
N = BP + A
RF
RF
REF
IN
IN
A
B
IN
GENERATOR
NC
POWER-DOWN
BIAS
SW1
Figure 14. Reference Input Stage
CONTROL
NO
Figure 15. RF Input Stage
IN
pin on power-down.
NC
500Ω
SW3
SW2
100kΩ
1.6V
500Ω
BUFFER
AGND
AV
TO R COUNTER
DD
Rev. A | Page 9 of 20
A AND B COUNTERS
The A and B CMOS counters combine with the dual-modulus
prescaler to allow a wide ranging division ratio in the PLL
feedback counter. The counters are specified to work when the
prescaler output is 200 MHz or less (for AV
with an RF input frequency of 2.5 GHz, a prescaler value of
16/17 is valid but a value of 8/9 is not.
Pulse Swallow Function
The A and B counters, in conjunction with the dual-modulus
prescaler, make it possible to generate output frequencies that
are spaced only by the reference frequency divided by R. The
equation for the VCO frequency is
where:
f
oscillator (VCO).
P = preset modulus of dual-modulus prescaler.
B = preset divide ratio of binary 13-bit counter (3 to 8191).
A = preset divide ratio of binary 6-bit swallow counter (0 to 63).
f
oscillator.
R = preset divide ratio of binary 14-bit programmable reference
counter (1 to 16,383).
R COUNTER
The 14-bit R counter allows the input reference frequency to be
divided down to produce the reference clock to the phase fre-
quency detector (PFD). Division ratios from 1 to 16,383 are
allowed.
VCO
REFIN
INPUT STAGE
= output frequency of external voltage controlled
f
FROM RF
= output frequency of the external reference frequency
VCO
= [(P × B) + A]f
MODULUS
CONTROL
N = BP + A
PRESCALER
Figure 16. A and B Counters
P/P + 1
REFIN
/R
LOAD
LOAD
COUNTER
COUNTER
13-BIT B
6-BIT A
DD
ADF4113HV
= 5 V). Thus,
TO PFD