ADSP-2187LBSTZ-210 Analog Devices Inc, ADSP-2187LBSTZ-210 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADSP-2187LBSTZ-210
Manufacturer Part Number
ADSP-2187LBSTZ-210
Description
IC,DSP,16-BIT,CMOS,QFP,100PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet
1.ADSP-2184LBSTZ-160.pdf
(48 pages)
Specifications of ADSP-2187LBSTZ-210
Interface
Host Interface, Serial Port
Clock Rate
52MHz
Non-volatile Memory
External
On-chip Ram
160kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADSP-2187LBSTZ210
ADSP-2187LBSTZ210
ADSP-2187LBSTZ210
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-2187LBSTZ-210
Manufacturer:
ANALOG
Quantity:
45
Company:
Part Number:
ADSP-2187LBSTZ-210
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-2187LBSTZ-210
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L
because there are no internal pull-ups to guarantee their state
during prolonged three-state conditions resulting from typical
EZ-ICE debugging sessions. These resistors may be removed
when the EZ-ICE is not being used.
Target System Interface Signals
When the EZ-ICE board is installed, the performance on some
system signals changes. Design the system to be compatible with
the following system interface signal changes introduced by the
EZ-ICE board:
ADDITIONAL INFORMATION
This data sheet provides a general overview of ADSP-218xL
series functionality. For additional information on the architec-
ture and instruction set of the processor, refer to the ADSP-218x
DSP Hardware Reference and the ADSP-218x DSP Instruction
Set Reference.
• EZ-ICE emulation introduces an 8 ns propagation
• EZ-ICE emulation introduces an 8 ns propagation
• EZ-ICE emulation ignores RESET and BR, when
• EZ-ICE emulation ignores RESET and BR when in Emula-
• EZ-ICE emulation ignores the state of target BR in certain
delay between the target circuitry and the DSP on the
RESET signal.
delay between the target circuitry and the DSP on the BR
signal.
single-stepping.
tor Space (DSP halted).
modes. As a result, the target system may take control of
the DSP’s external memory bus only if bus grant (BG) is
asserted by the EZ-ICE board’s DSP.
Rev. C | Page 16 of 48 | January 2008