ADUC841BCPZ8-5 Analog Devices Inc, ADUC841BCPZ8-5 Datasheet - Page 26
![IC,Data Acquisition CODEC,2-CHANNEL,LLCC,56PIN,PLASTIC](/photos/6/62/66273/505-56-csp_sml.jpg)
ADUC841BCPZ8-5
Manufacturer Part Number
ADUC841BCPZ8-5
Description
IC,Data Acquisition CODEC,2-CHANNEL,LLCC,56PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC8xxr
Datasheet
1.EVAL-ADUC842QS.pdf
(88 pages)
Specifications of ADUC841BCPZ8-5
Core Processor
8052
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
DMA, PSM, PWM, Temp Sensor, WDT
Number Of I /o
32
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
2.25K x 8
Voltage - Supply (vcc/vdd)
4.75 V ~ 5.25 V
Data Converters
A/D 8x12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
56-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADUC841QSZ - KIT DEV FOR ADUC841 QUICK START
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC841BCPZ8-5
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuC841/ADuC842/ADuC843
ADCCON3—(ADC Control SFR 3)
The ADCCON3 register controls the operation of various
calibration modes and also indicates the ADC busy status.
SFR Address
SFR Power-On Default
Bit Addressable
Table 9. ADCCON3 SFR Bit Designations
Bit No.
7
6
5
4
3
2
1
0
Name
BUSY
RSVD
AVGS1
AVGS0
RSVD
RSVD
TYPICAL
SCAL
Description
ADC Busy Status Bit.
A read-only status bit that is set during a valid ADC conversion or during a calibration cycle.
Busy is automatically cleared by the core at the end of conversion or calibration.
Reserved. This bit should always be written as 0.
Number of Average Selection Bits.
This bit selects the number of ADC readings that are averaged during a calibration cycle.
AVGS1
0
0
1
1
Reserved. This bit should always be written as 0.
This bit should always be written as 1 by the user when performing calibration.
Calibration Type Select Bit.
This bit selects between offset (zero-scale) and gain (full-scale) calibration.
Set to 0 for offset calibration.
Set to 1 for gain calibration.
Start Calibration Cycle Bit.
When set, this bit starts the selected calibration cycle.
It is automatically cleared when the calibration cycle is completed.
F5H
00H
No
AVGS0
0
1
0
1
Rev. 0 | Page 26 of 88
Number of Averages
15
1
31
63