ADV7179KCP Analog Devices Inc, ADV7179KCP Datasheet - Page 5
![IC,TV/VIDEO CIRCUIT,Video Encoder,LLCC,40PIN,CERAMIC](/photos/6/50/65062/505-40-lfcsp_sml.jpg)
ADV7179KCP
Manufacturer Part Number
ADV7179KCP
Description
IC,TV/VIDEO CIRCUIT,Video Encoder,LLCC,40PIN,CERAMIC
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet
1.ADV7179KCPZ.pdf
(52 pages)
Specifications of ADV7179KCP
Rohs Status
RoHS non-compliant
Applications
Digital Cameras, Mobile Phones, Portable Video
Voltage - Supply, Analog
2.8 V, 3.3 V
Mounting Type
Surface Mount
Package / Case
40-LFCSP
Voltage - Supply, Digital
-
Lead Free Status / RoHS Status
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV7179KCP
Manufacturer:
AD
Quantity:
1 303
Company:
Part Number:
ADV7179KCP
Manufacturer:
ADI
Quantity:
244
Company:
Part Number:
ADV7179KCPZ
Manufacturer:
ADI
Quantity:
250
Part Number:
ADV7179KCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADV7179KCPZ-REE1
Manufacturer:
SARC
Quantity:
92
Company:
Part Number:
ADV7179KCPZ-REEL
Manufacturer:
TI
Quantity:
69 456
Part Number:
ADV7179KCPZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
2.8 V TIMING SPECIFICATIONS
V
Table 2.
Parameter
MPU PORT
ANALOG OUTPUTS
CLOCK CONTROL AND PIXEL PORT
TELETEXT
RESET CONTROL
1
2
3
4
5
6
Temperature range T
TTL input values are 0 V to 2.8 V, with input rise/fall times −3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
Analog output load –10 pF.
Guaranteed by characterization.
Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
See Figure 60.
Teletext Port consists of the following:
Teletext Output: TTXREQ
Teletext Input: TTX
AA
SCLOCK Frequency
SCLOCK High Pulse Width, t
SCLOCK Low Pulse Width, t
Hold Time (Start Condition), t
Setup Time (Start Condition), t
Data Setup Time, t
SDATA, SCLOCK Rise Time, t
SDATA, SCLOCK Fall Time, t
Setup Time (Stop Condition), t
Analog Output Delay
DAC Analog Output Skew
f
Clock High Time, t
Clock Low Time, t
Data Setup Time, t
Data Hold Time, t
Control Setup Time, t
Control Hold Time, t
Digital Output Access Time, t
Digital Output Hold Time, t
Pipeline Delay, t
Digital Output Access Time, t
Data Setup Time, t
Data Hold Time, t
RESET Low Time
CLOCK
= 2.8 V, V
3, 4, 6
2, 3
REF
, 3 4
= 1.235 V, R
MIN
PD
3, 4
12
18
10
5
9
5
11
17
to T
12
11
MAX
: –20°C to +85°C.
1
2
SET
7
1
6
4
13
16
3
= 150 Ω. All specifications T
4
8
4, 5
Conditions
After this period the first clock is generated
Relevant for repeated start condition
1
MIN
Rev. B | Page 5 of 52
to T
MAX
1
, unless otherwise noted.
Min
0
0.6
1.3
0.6
0.6
100
0.6
8
8
3.5
4
4
3
6
Typ
7
0
27
12
8
48
23
2
6
ADV7174/ADV7179
Max
400
300
300
Unit
kHz
μs
μs
μs
μs
ns
ns
ns
μs
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
ns
ns
ns
ns