CS4954-CQZR Cirrus Logic Inc, CS4954-CQZR Datasheet - Page 21

• Manufacturer Part Number: CS4954-CQZR
• Description: IC NTSC/PAL Digital Video Encoder
• Manufacturer: Cirrus Logic Inc
• Type: Video Encoderr

Specifications of CS4954-CQZR

• Voltage - Supply, Analog: 3.15 V ~ 5.25 V
• Voltage - Supply, Digital: 3.15 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 48-TQFP, 48-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: CDB4955A - EVALUATION BOARD FOR CS4955A
• Applications: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

5.4
The CS4954/5 provides two different digital video
input modes that are selectable through the
IN_MODE bit in the CONTROL_0 Register.
In Mode 0 and upon RESET, the CS4954/5 de-
faults to output a solid color (one of a possible of
256 colors). The background color is selected by
writing the BKG_COLOR Register (0x08). The
colorspace of the register is RGB 3:3:2 and is unaf-
fected by gamma correction. The default color fol-
lowing RESET is blue.
In Mode 1 the CS4954/5 supports a single 8-bit
27 MHz CbYCrY source as input on the V [7:0]
pins. Input video timing can be ITU-R.BT601 mas-
ter or slave or ITU-R.BT656.
DS278F6
NOTE 1: The FIELD pin (pin 9) remains an output pin in SLAVE mode. However, the FIELD pin state does not
Digital Video Input Modes
toggle in SLAVE mode and its output state should be considered random.
Burst begins with positive half-cycle
Burst phase = reference phase = 180 relative to B-Y
262
261
262
261
263
262
263
262
Figure 9. NTSC Video Non-Interlaced Progressive Scan Timing
1
1
1
1
2
2
2
2
Start of
VSYNC
3
3
3
3
Start of
VSYNC
0
4
4
4
4
5
5
5
5
Field 1
Field 2
Field 3
Field 4
6
6
6
6
5.5
The CS4954/5 supports a wide range of output for-
mats compatible with worldwide broadcast stan-
dards. These formats include NTSC-M, NTSC-J,
PAL-B/D/G/H/I, PAL-M, PAL-N, and PAL Com-
bination N (PAL-Nc) which is the broadcast stan-
dard used in Argentina. After RESET, the CS4954/5
defaults to NTSC-M operation with ITU-R.BT601
analog timing. NTSC-J can also be supported in the
Japanese format by turning off the 7.5 IRE pedestal
through the PED bit in the CONTROL_1 Register
(0x01).
Output formats are configured by writing control
registers with the values shown in Table 3.
Burst begins with negative half-cycle
Burst phase = reference phase = 180 relative to B-Y
7
7
7
7
Multi-standard Output Format Modes
8
8
8
8
9
9
9
9
10
10
10
10
CS4954 CS4955
0
22
22
22
22
21