CS4954-CQ Cirrus Logic Inc, CS4954-CQ Datasheet
CS4954-CQ
Specifications of CS4954-CQ
Available stocks
Related parts for CS4954-CQ
CS4954-CQ Summary of contents
Page 1
... Parallel or high-speed I provided for flexibility in system design. The parallel interface doubles as a general purpose I/O port when the CS4954 mode to help conserve valuable board area. ORDERING INFORMATION CS4954-CQ CS4955-CQ VAA CLK 2 SCL I C Interface ...
Page 2
... TABLE OF CONTENTS 1. CHARACTERISTICS AND SPECIFICATIONS ..................................................................5 AC & DC PARAMETRIC SPECIFICATIONS ......................................................................5 RECOMMENDED OPERATING CONDITIONS ..................................................................... 5 DC CHARACTERISTICS ....................................................................................................5 AC CHARACTERISTIC .......................................................................................................7 TIMING CHARACTERISTICS .............................................................................................8 2. ADDITIONAL CS4954/5 FEATURES ...............................................................................10 3. CS4954 INTRODUCTION .................................................................................................10 4. FUNCTIONAL DESCRIPTION .........................................................................................10 4.1. Video Timing Generator .........................................................................................10 4.2. Video Input Formatter .............................................................................................11 4.3. Color Subcarrier Synthesizer ..................................................................................11 4.4. ...
Page 3
... BOARD DESIGN AND LAYOUT CONSIDERATIONS .................................................... 50 9.1. Power and Ground Planes ..................................................................................... 50 9.2. Power Supply Decoupling ...................................................................................... 50 9.3. Digital Interconnect ................................................................................................ 50 9.4. Analog Interconnect ............................................................................................... 50 9.5. Analog Output Protection ....................................................................................... 51 9.6. ESD Protection ....................................................................................................... 51 9.7. External DAC Output Filter ..................................................................................... 51 10. PIN DESCRIPTION ......................................................................................................... 53 11. PACKAGE DRAWING ...................................................................................................... 55 DS278PP4 CS4954 CS4955 3 ...
Page 4
... Parallel Host Port Timing: Read-Write/Write-Read Cycle ........................................33 28. 8-bit Parallel Host Port Timing: Address Read Cycle ......................................................33 29. 8-bit Parallel Host Port Timing: Address Write Cycle .......................................................34 30. External Low Pass Filter C 31. Typical Connection Diagram ............................................................................................52 4 should be chosen so that CS4954 CS4955 + C .........................51 2 cable DS278PP4 ...
Page 5
... V, all voltages with respect Symbol VAA/VDD (AGND,DGND = 0 V, all voltages with respect to 0 V.) Symbol VAA/VDD (T = 25° C; VAA, VDD = 5 V; GNDA, GNDD = 0 V.) A Symbol VIH VIH VOH VOL VOL CS4954 CS4955 Min Max -0.3 6.0 -10 10 -50 +50 -0.3 VAA + 0.3 -0.3 VDD + 0.3 -55 + 125 ...
Page 6
... UVC VAA, VDD IAA1 Low-Z (Note 6) IAA2 High-Z (Note 7) IAA3 PSRR (Note 1) (Note 1) DNL (Note 1) INL (Note 1) (Note 1) (Note 1) SNR (Note 1) SAT , VREF = 1.232 V. CS4954 CS4955 Min Typ Max IO 32.9 34.7 36.5 IO 8.22 8.68 9.13 IB 32.2 33.9 35.7 IB 8.04 8.48 8. ...
Page 7
... Clock to Data Hold Time Clock to Data Output Delay CLK T ch V[7:0] HSYNC/VSYNC (Inputs) HSYNC/VSYNC CB/FIELD/INT (Outputs) DS278PP4 T isu Figure 1. Video Pixel Data and Control Port Timing CS4954 CS4955 Symbol Min Typ Max Tch 14.82 18.52 22.58 Tcl 14.82 18.52 22.58 Tisu Tih 0 ...
Page 8
... SCL Low to Data Out Valid SDA SCL sph vdo T T spi si 2 Figure Host Port Timing CS4954 CS4955 Symbol Min Typ Max Fclk 100 1000 Tsph 0.1 Tspl 0.7 Tsh 100 Tssu 100 Tsds 50 Tsr 1 Tsf 0.3 Tss 100 Tbuf 100 ...
Page 9
... Write Data Setup Time Write Data Hold Time Write-Read/Read-Write Recovery Time Address from Write Hold Time Reset Timing (Figure 3) Reset Pulse Width RESET* DS278PP4 (Continued) Trd Trpw Tas Trah Trda Trdh Twr Twpw Twds Twdh Trec Twac Tres T res Figure 3. Reset Timing CS4954 CS4955 ...
Page 10
... CS4954 CS4955 The CS4954/5 is completely configured and con- trolled via an 8-bit host interface port compatible serial interface. This host port provides access and control of all CS4954/5 options and fea- tures, such as closed caption insertion, interrupts, etc. In order to lower overall system costs, the ...
Page 11
... In both Master and Slave Modes, all timing is sampled and assert- ed with the rising edge of the CLK pin. In most cases, the CS4954/5 will serve as the video timing master. HSYNC, VSYNC, and FIELD are configured as outputs in Master Mode. HSYNC or FIELD can also be defined as a composite blanking output signal in Master Mode ...
Page 12
... Luma Path Along with the chroma output path, the CS4954/5 Video Input Formatter initiates a parallel luma data path by directing the luma data to a digital delay line. The delay line is built as a digital FIFO in ...
Page 13
... Table 1. DAC configuration Modes output current modes are software selectable through a register bit. 4.10. Host Interface The CS4954/5 provides a parallel 8-bit data inter- face for overall configuration and control. The host interface uses active-low read and write strobes, along with an active-low address enable signal, to provide microprocessor-compatible read and write cycles ...
Page 14
... While the RESET pin is held low, the host interface in the CS4954/5 is disabled and will not respond to host-initiated bus cycles. All outputs are valid after a time period following RESET pin low. A device RESET initializes the CS4954/5 internal registers to their default values as described by Ta- ble 9, Control Registers ...
Page 15
... Mode, the Sync Generator uses externally provided horizontal and vertical sync signals to synchronize the internal timing of the CS4954/5. Video data that is sent to the CS4954/5 must be synchronized to the horizontal and vertical sync signals. Figure 4 illus- trates horizontal timing for ITU R.BT601 input in Slave Mode ...
Page 16
... Active Lines 285 through line 525. 22-261; 285-524 5.2.6. PAL Interlaced 23-310; The CS4954/5 supports PAL modes 336-623 22-261 N, and Combination N, in which there are 625 total 23-310 lines per frame, two fixed 312.5 line fields per frame, and 25 total frames per second. Figure 8 il- lustrates PAL interlaced vertical timing ...
Page 17
... NTSC Progressive Scan VSYNC will transition low at line four to begin field one and will remain low for three lines or 2574 pixel cycles (858 × 3). NTSC interlaced tim- ing is illustrated in Figure 9. In this mode, the CS4954/5 expects digital video input at the V [7:0] CS4954 CS4955 ...
Page 18
... PAL non-interlaced tim- ing is illustrated in Figure 10. In this mode, the CS4954/5 expects digital video input on the V [7:0] pins for 288 lines, beginning on active video line 23 and continuing through line 309. ...
Page 19
... Burst Phase = 225 degrees relative to U Figure 8. PAL Video Interlaced Timing output these timing signals for other purposes. By setting the 656_SYNC_OUT register bit in CONTROL_6 register, HSYNC and VSYNC are output,so that other devices in the system can syn- chronize to these timing signals. CS4954 CS4955 318 ...
Page 20
... Field Start of Field 3 VSYNC Field Burst begins with negative half-cycle 0 Burst phase = reference phase = 180 relative to B-Y VSYNC Drops Analog Field 1 313 Analog Field 2 312 Analog Field 3 313 Analog Field 4 312 Burst Phase = 225 degrees relative to U CS4954 CS4955 DS278PP4 ...
Page 21
... BKG_COLOR Register (0x08). The colorspace of the register is RGB 3:3:2 and is unaf- fected by gamma correction. The default color fol- lowing RESET is blue. In Mode 1 the CS4954/5 supports a single 8-bit 27 MHz CbYCrY source as input on the V [7:0] pins. Input video timing can be ITU-R.BT601 mas- ter or slave and ITU-R.BT656. ...
Page 22
... MPEG-2 system clock. Sub-carrier compensation is enabled through the XTAL bit of the CONTROL_2 Register. When CS4954/5 will utilize a common quartz color burst crystal (3.579545 MHz ± 50 ppm for NTSC) at- tached to the XTAL_IN and XTAL_OUT pins to automatically compare and compensate the color subcarrier synthesis process. ...
Page 23
... The run-in and start code bits do not have to be loaded into this device, it automatically inserts the correct code at the beginning of transfer. DS278PP4 CS4954 CS4955 5.11. Teletext Support This chip supports several teletext standards, like European teletext, NABTS (North American tele- text), and WST (World Standard Teletext) for NTSC and PAL ...
Page 24
... Note that with increasing values of TTXHS the time t TTX for the internal pipeline delay due to processing, synchronization and instantiation of the teletext data. The time t register. CVBS/Y t TTXWin TTXRQ TTXDAT Figure 13. Teletext Timing (Window Mode) CS4954 CS4955 TTX_LINE_DIS2 increases as well. The time dependant on the TTXHD TTXWin TTX textbit #: ...
Page 25
... Europe TTX PAL-N (Arg.) WST-PAL Table 5. Teletext timing parameters 5.12. Color Bar Generator The CS4954/5 is equipped with a color bar genera- tor that is enabled through the CBAR bit of the DS278PP4 CONTROL_1 Register. The color bar generator works in master or Slave Mode and has no effect on the video input/output timing ...
Page 26
... The GPIO port PDAT [7:0] pins are configured for input operation GPIO_CTRL_REG [7:0] bits are set GPIO input mode, the CS4954/5 will latch the data on the PDAT [7:0] pins into the corresponding bit loca- tions of GPIO_DATA_REG when it detects regis- ter address 0×0A through the I detection of address 0× ...
Page 27
... DS278PP4 0 -0.1 -0.2 -0.3 -0.4 -0 Figure 15. 1.3 Mhz Chrominance low-pass filter trans- 0 -0.5 -1 -1 Figure 17. 650 kHz Chrominance low-pass filter trans- fer characteristic (passband) CS4954 CS4955 1.3 Mhz. filter passband response frequency (Hz) fer characterstic (passband) 650 Khz. filter passband response ...
Page 28
... Figure 19. Luminance interpolation filter transfer char -10 -15 -20 -25 -30 -35 - Figure 21. Chrominance interpolation filter transfer CS4954 CS4955 Luma Output Interpolation Filter Response at 27MHz full scale Frequency (MHz) acteristic RGB datapath filter for rgb_bw = 0 full scale Frequency (MHz) characteristic for RGB datapath 12 ...
Page 29
... Figure 23. Chroma Interpolator for RGB Datapath 0 -5 -10 -15 -20 -25 -30 -35 - Figure 25. Chroma Interpolator for RGB Datapath CS4954 CS4955 RGB datapath filter when rgb_bw = 1 (Reduced Bandwidth Frequency (MHz) when rgb_bw=1 (Reduced Bandwidth) Chroma Output Interpolator Full Scale Frequency (MHz) when rgb_bw=0 (Full Scale) ...
Page 30
... Analog Parameters section of this data sheet for exact performance parameters. 7.2. VREF The CS4954/5 can operate with or without the aid of an external voltage reference. The CS4954/5 is designed with an internal voltage reference genera- tor that provides a VREFOUT signal at the VREF pin ...
Page 31
... For load. Reference the a complete disable and lower power operation, the blue DAC can be totally shut down via the B_PD control register bit in Control Register 4 (0×04). In this mode turn-on through the control register will not be instantaneous. CS4954 CS4955 load. load. 31 ...
Page 32
... Nominal Power supply 3.3V 3.3V 5.0V 5.0V 8. PROGRAMMING 8.1. The CS4954/5 host control interface can be config- and ured for I CS4954/5 will default and WR pins are both tied low at power up. The RD and WR pins are active for 8-bit parallel oper- ation only. 8.1.1. I and The CS4954/5 provides an I ing the internal control and status registers ...
Page 33
... For 3.3 V operation it is necessary to have the appropriate level shifting for I 8.1.2. 8-bit Parallel Interface The CS4954/5 is equipped with a full 8-bit parallel microprocessor write and read control port. Along with the PDAT [7:0] pins, the control port interface is comprised of host read (RD) and host write (WR) ...
Page 34
... T T wpw T wac wds wdh subsequent register description section describe the full register map for the CS4954 only. A complete CS4955 register set description is available only to Macrovision ACP-PPV Licensed Buyers. 8.2.1. Control Registers Register Name control_0 control_1 control_2 control_3 control_4 control_5 control_6 ...
Page 35
... B_AMP BRIGHT_OFFSET TTXHS TTXHD TTXOVS TTXOVE TTXEVS TTXEVE TTX_DIS1 TTX_DIS2 TTX_DIS_3 INT_EN INT_CLR STATUS_0 RESERVED STATUS_1 RESERVED Table 9. Control Registers (Continued) CS4954 CS4955 Type Default value r/w 00h r/w 00h r/w 00h r/w 00h r/w 00h r/w 00h r/w 00h r/w ...
Page 36
... NTSC-M CCIR601 timing (default) NTSC-M RS170A timing PAL- PAL-M PAL-N (Argentina) PAL-N (non Argentina) reserved Read/Write LPF_ON delay (default) 1 pixel clock delay 2 pixel clock delay 3 pixel clock delay CS4954 CS4955 Default Value = 01h CCIR656 PROG IN_MODE Function Default Value = 02h RGB_BW FLD PED 0 ...
Page 37
... WST (NTSC FORMAT is NTSC or PAL-M 0: Europe TTX FORMAT is PAL-B, G..., N 1: WST (PAL FORMAT is PAL-B, G, ..., N Enable teletext process (1 = enable) Slave mode 1 pixel sync delay (1 = enable) Crystal oscillator for subcarrier adjustment enable (1 = enable) Chroma burst disable (1 = disable) CS4954 CS4955 TTX EN SYNC_DLY XTAL 0 0 ...
Page 38
... DAC 0: power up, 1: power down power down red rgb video DAC 0: power up, 1: power down power down green rgb video DAC 0: power up, 1: power down power down blue rgb video DAC 0: power up, 1: power down CS4954 CS4955 Function ...
Page 39
... Disable syncs in the green or u output ( 0: enable syncs, 1: disable syncs) Disable syncs in the red or y output (0: enable syncs, 1: disable syncs) 0 RSYNC DIS DS278PP4 Read/Write Default Value = 00h COM Function Read/Write Default Value = 00h TTXEN TTXEN TTXEN COM2 COM1 SVID Function CS4954 CS4955 BSYNC DIS GSYNC DIS RSYNC DIS ...
Page 40
... PROG HS[10: Read/Write GPR_CNTRL Read/Write GPIO REG mode. Read/Write PROG VS[4: CS4954 CS4955 Default Value = 03h Function Default Value = 00h Function Default Value = 00h Function 2 C)- This register is only accessible Default Value = 90h PROG HS[10: Function 0 ...
Page 41
... C_ADR Read/Write Read/Write AMP Read/Write Mnemonic Subcarrier synthesis bits 7 Subcarrier synthesis bits 15 Subcarrier synthesis bits 23: Subcarrier synthesis bits 31: CS4954 CS4955 Default Value = F4h Function Default Value = 00h ADR Function Default Value = 1Ch Function Default Value = 3Eh ...
Page 42
... CC EN[1] enable closed caption for line EN[0] 42 Read/Write Default Value = 00h HUE LSB Read/Write Default Value = 00h RESERVED Read/Write Default Value = 00h Read/Write Default Value = 00h RESERVED CS4954 CS4955 Function MSB Function Function EN_284 Function EN_21 0 DS278PP4 ...
Page 43
... NTSC: don’t care PAL: group 4, bit 13, NTSC: don’t care PAL: group 4, bit 12, NTSC: don’t care PAL: group 4, bit 11, NTSC: bit 20 PAL: group 3, bit 10, NTSC: bit 19 PAL: group 3, bit 9, NTSC: bit 18 PAL: group 3, bit 8, NTSC: bit 17 CS4954 CS4955 Function WSS_18 WSS_17 ...
Page 44
... PAL: don’t care, NTSC: bit 5 PAL: don’t care, NTSC: bit 4 PAL: don’t care, NTSC: bit 3 PAL: don’t care, NTSC: bit 2 PAL: don’t care, NTSC: bit 1 Read/Write Default Value = 80h U_AMP CS4954 CS4955 WSS_10 WSS_9 Function WSS_2 ...
Page 45
... G_AMP Bit Number 7 Bit Name Default 1 Bit Mnemonic Green amplitude coefficient 7:0 G_AMP DS278PP4 Read/Write Default Value = 80h V_AMP Function Read/Write Default Value = 80h Y_AMP Function Read/Write Default Value = 80h R_AMP Function Read/Write Default Value = 80h G_AMP Function CS4954 CS4955 ...
Page 46
... If TTX_WINDOW = 1 then this register is used as the 8 LSBs of the teletext insertion windows; the 3 MSBs are located in register 0×31. (register 0×31 bit 3) 46 Read/Write B_AMP Read/Write BRIGHTNESS_OFFSET Function Read/Write TTXHS Read/Write TTXHD CS4954 CS4955 Default Value = 80h Function Default Value = 00h Default Value = A1h Function Default Value = 02h Function ...
Page 47
... Bit Number 7 Bit Name Default 0 Bit Mnemonic End of teletext line window in even field 7:0 TTXEVE DS278PP4 Read/Write Default Value = 00h TTXOVS Function Read/Write Default Value = 00h TTXOVE Function Read/Write Default Value = 00h TTXEVS Function Read/Write Default Value = 00h TTXEVE Function CS4954 CS4955 ...
Page 48
... Teletext disable bits corresponding to the lines 13-20 respectively, (111=all three lines are disabled), 2:0 TTX_LINE_DIS3 (MSB is for line 21, LSB is for line 23) 48 Read/Write Default Value = 00h TTX_LINE_DIS1 Read/Write Default Value = 00h TTX_LINE_DIS2 Read/Write Default Value = 00h RESERVED TTX_WINDOW CS4954 CS4955 Function Function TTX_LINE_DIS3 Function DS278PP4 ...
Page 49
... Field Status bits(001 = field 1,000 = field 8) 2:0 FLD_ST Status Register 1 × Address 0 5A STATUS_1 Bit Number 7 Bit Name Default 0 Bit Mnemonic Device identification: CS4954: 0000 0100, CS4955: 0000 0101 7:0 DEVICE_ID DS278PP4 Read/Write Default Value = 00h RESERVED Read/Write Default Value = 00h ...
Page 50
... BOARD DESIGN AND LAYOUT CONSIDERATIONS The printed circuit layout should be optimized for lowest noise on the CS4954/5 placed as close to the output connectors as possible. All analog supply traces should be as short as possible to minimize in- ductive ringing. A well designed power distribution network is es- sential in eliminating digital switching noise. The ground planes must provide a low-impedance re- turn path for the digital circuits ...
Page 51
... ESD precautions are recommended to avoid performance degradation or permanent dra- mage. 9. output filter is required, the low pass filter shown in Figure 30 can be used. 2 330pF 1 Figure 30. External Low Pass Filter C should be chosen so that CS4954 CS4955 ESD Protection External DAC Output Filter OUT C 2 220pF = cable 51 ...
Page 52
... SCL 29 CLK V[7:0] 9 /CB FIELD 12 10 INT HSYNC / RESET VSYNC 37 13 TEST ISET GNDD GNDA Figure 31. Typical Connection Diagram CS4954 CS4955 75 or 300 SCART 300 Connector 75 or 300 CompositeVideo Connector 75 or 300 75 or 300 S-Video Connector 75 or 300 4 k ±1% DS278PP4 ...
Page 53
... PIN DESCRIPTION B CVBS GNDA VAA FIELD /CB HSYNC/CB VSYNC INT TEST XTAL_OUT XTAL_IN PADR VDD GNDD DS278PP4 CS4954- CS4955- 48-Pin TQFP 7 30 Top View CS4954 CS4955 GNDA VAA G R VREF ISET VAA GNDA RESET SCL SDA TTXRQ TTXDAT CLKIN WR RD PDAT0 PDAT1 ...
Page 54
... Teletext data input OUT Teletext request output OUT Interrupt output, active high IN Active low master RESET IN TEST pin. Ground for normal operation 3.3 V supply (must be same as VDD) PS Ground 3.3 V supply (must be same as VAA) PS Ground s Table 10. Device Pin Description CS4954 CS4955 Description DS278PP4 ...
Page 55
... CS4954 CS4955 A A1 MILLIMETERS MIN MAX --- 1.60 0.05 0.15 0.17 0.27 8.70 9.30 6.90 7.10 8.70 9.30 6.90 7.10 ...
Page 56
...