CY62128EV30LL-45ZXIT Cypress Semiconductor Corp, CY62128EV30LL-45ZXIT Datasheet - Page 8
![CY62128EV30LL-45ZXIT](/photos/28/20/282098/32-tsop-i_sml.jpg)
CY62128EV30LL-45ZXIT
Manufacturer Part Number
CY62128EV30LL-45ZXIT
Description
CY62128EV30LL-45ZXIT
Manufacturer
Cypress Semiconductor Corp
Specifications of CY62128EV30LL-45ZXIT
Format - Memory
RAM
Memory Type
SRAM
Memory Size
1M (128K x 8)
Speed
45ns
Interface
Parallel
Voltage - Supply
2.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TSOP I
Density
1Mb
Access Time (max)
45ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
3V
Address Bus
17b
Package Type
TSOP-I
Operating Temp Range
-40C to 85C
Number Of Ports
1
Supply Current
16mA
Operating Supply Voltage (min)
2.2V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
32
Word Size
8b
Number Of Words
128K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY62128EV30LL-45ZXIT
Manufacturer:
CRYSTAL
Quantity:
1 408
Part Number:
CY62128EV30LL-45ZXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Switching Waveforms
Notes
Document #: 38-05579 Rev. *J
19. The internal write time of the memory is defined by the overlap of WE, CE = V
20. The device is continuously selected. OE, CE
21. WE is HIGH for read cycle.
22. CE is the logical combination of CE
23. Address valid before or similar to CE
DATA OUT
CURRENT
ADDRESS
DATA OUT
ADDRESS
terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
SUPPLY
V
CE
OE
CC
2
PREVIOUS DATA VALID
HIGH IMPEDANCE
t
PU
Figure 6. Read Cycle 1 (Address Transition Controlled)
1
t
1
and CE
LZCE
transition LOW and CE
Figure 7. Read Cycle No. 2 (OE Controlled)
t
t
ACE
LZOE
1
2
. When CE
= V
t
OHA
50%
IL
t
DOE
, CE
2
1
= V
is LOW and CE
t
IH
AA
2
.
transition HIGH.
t
RC
2
is HIGH, CE is LOW; when CE
IL
. All signals must be ACTIVE to initiate a write and any of these signals can
t
RC
RC
DATA VALID
[21, 22, 23]
1
is HIGH or CE
[20, 21]
DATA VALID
t
HZOE
CY62128EV30 MoBL
2
t
is LOW, CE is HIGH.
HZCE
t
PD
50%
IMPEDANCE
HIGH
Page 8 of 18
I
I
CC
SB
®
[+] Feedback