CY7C1354CV25-166BZCT Cypress Semiconductor Corp, CY7C1354CV25-166BZCT Datasheet - Page 8

• Manufacturer Part Number: CY7C1354CV25-166BZCT
• Description: CY7C1354CV25-166BZCT
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C1354CV25-166BZCT

• Format - Memory: RAM
• Memory Type: SRAM - Synchronous
• Memory Size: 9M (256K x 36)
• Speed: 166MHz
• Interface: Parallel
• Voltage - Supply: 2.375 V ~ 2.625 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 165-LFBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Pin Definitions
Functional Overview
The
synchronous-pipelined burst NoBL SRAMs designed specifically
to eliminate wait states during write/read transitions. All
synchronous inputs pass through input registers controlled by
the rising edge of the clock. The clock signal is qualified with the
clock enable input signal (CEN). If CEN is HIGH, the clock signal
is not recognized and all internal states are maintained. All
synchronous operations are qualified with CEN. All data outputs
pass through output registers controlled by the rising edge of the
clock. Maximum access delay from the clock rise (t
(250-MHz device).
Accesses can be initiated by asserting all three chip enables
(CE
enable (CEN) is active LOW and ADV/LD is asserted LOW, the
address presented to the device will be latched. The access can
either be a read or write operation, depending on the status of
the write enable (WE). BW
operations.
Write operations are qualified by the write enable (WE). All writes
are simplified with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE
asynchronous output enable (OE) simplify depth expansion. All
operations (reads, writes, and deselects) are pipelined. ADV/LD
should be driven LOW once the device has been deselected in
order to load a new address for the next operation.
Single Read Accesses
A read access is initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE
and CE
WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The
address presented to the address inputs is latched into the
address register and presented to the memory core and control
logic. The control logic determines that a read access is in
progress and allows the requested data to propagate to the input
of the output register. At the rising edge of the next clock the
requested data is allowed to propagate through the output
register and onto the data bus within 2.8 ns (250-MHz device)
provided OE is active LOW. After the first clock of the read
access the output buffers are controlled by OE and the internal
control logic. OE must be driven LOW in order for the device to
drive out the requested data. During the second clock, a
subsequent operation (read/write/deselect) can be initiated.
Document Number: 38-05537 Rev. *K
V
V
NC
NC (18,
36, 72,
144, 288,
576, 1G)
ZZ
Pin Name
DDQ
SS
1
, CE
3
CY7C1354CV25
are all asserted active, (3) the write enable input signal
2
, CE
I/O power supply Power supply for the I/O circuitry.
asynchronous
3
) active at the rising edge of the clock. If clock
I/O Type
Ground
Input-
–
–
(continued)
[d:a]
and
can be used to conduct byte write
Ground for the device. Should be connected to ground of the system.
No connects. This pin is not connected to the die.
These pins are not connected. They will be used for expansion to the 18M, 36M, 72M, 144M
288M, 576M, and 1G densities.
ZZ “sleep” Input. This active HIGH input places the device in a non-time critical “sleep” condition
with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin
has an internal pull-down.
CY7C1356CV25
1
, CE
2
, CE
CO
3
) is 2.8 ns
) and an
1
, CE
are
2
,
Deselecting the device is also pipelined. Therefore, when the
SRAM is deselected at clock rise by one of the chip enable
signals, its output will tri-state following the next clock rise.
Burst Read Accesses
The CY7C1354CV25 and CY7C1356CV25 have an on-chip
burst counter that allows the user the ability to supply a single
address and conduct up to four reads without reasserting the
address inputs. ADV/LD must be driven LOW in order to load a
new address into the SRAM, as described in the
Accesses
determined by the MODE input signal. A LOW input on MODE
selects a linear burst mode, a HIGH selects an interleaved burst
sequence. Both burst counters use A0 and A1 in the burst
sequence, and will wrap around when incremented sufficiently.
A HIGH input on ADV/LD will increment the internal burst counter
regardless of the state of chip enables inputs or WE. WE is
latched at the beginning of a burst cycle. Therefore, the type of
access (read or write) is maintained throughout the burst
sequence.
Single Write Accesses
Write access are initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE
and CE
asserted LOW. The address presented to A
the address register. The write signals are latched into the
control logic block.
On the subsequent clock rise the data lines are automatically
tri-stated regardless of the state of the OE input signal. This
allows the external logic to present the data on DQ and DQP
(DQ
CY7C1356CV25). In addition, the address for the subsequent
access (read/write/deselect) is latched into the address register
(provided the appropriate control signals are asserted).
On the next clock rise the data presented to DQ
(DQ
CY7C1356CV25) (or a subset for byte write operations, see
Write Cycle Description table for details) inputs is latched into the
device and the Write is complete.
The data written during the write operation is controlled by BW
(BW
signals. The CY7C1354CV25/CY7C1356CV25 provides byte
write capability that is described in the Write Cycle Description
Pin Description
a,b,c,d
a,b,c,d
a,b,c,d
3
are all asserted active, and (3) the write signal WE is
/DQP
/DQP
section above. The sequence of the burst counter is
for CY7C1354CV25 and BW
a,b,c,d
a,b,c,d
for CY7C1354CV25 and DQ
for CY7C1354CV25 and DQ
CY7C1354CV25
CY7C1356CV25
a,b
for CY7C1356CV25)
0
–A
16
a,b
a,b
is loaded into
Page 8 of 30
Single Read
/DQP
/DQP
and DQP
1
, CE
a,b
a,b
for
for
2
[+] Feedback
,