CY7C64013C-SXCT Cypress Semiconductor Corp, CY7C64013C-SXCT Datasheet - Page 6

• Manufacturer Part Number: CY7C64013C-SXCT
• Description: IC,MICROCONTROLLER,8-BIT,SOP,28PIN,PLASTIC
• Manufacturer: Cypress Semiconductor Corp
• Series: M8™r

Specifications of CY7C64013C-SXCT

• Applications: USB Microcontroller
• Core Processor: M8C
• Program Memory Type: OTP (8 kB)
• Controller Series: CY7C640xx
• Ram Size: 256 x 8
• Interface: I²C, USB, HAPI
• Number Of I /o: 19
• Voltage - Supply: 4 V ~ 5.25 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 28-SOIC (7.5mm Width)
• Processor Series: CY7C64xx
• Core: M8C
• Data Bus Width: 8 bit
• Program Memory Size: 8 KB
• Data Ram Size: 256 B
• Interface Type: HAPI, I2C
• Maximum Clock Frequency: 12 MHz
• Number Of Programmable I/os: 19
• Number Of Timers: 1
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: CY3654, CY3654-P03
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 428-1339 - KIT LOW SPEED PERSONALITY BOARD
• Lead Free Status / Rohs Status: Details

Product Summary Tables
Pin Assignments
Table 1. Pin Assignments
I/O Register Summary
I/O registers are accessed via the I/O Read (IORD) and I/O Write
(IOWR, IOWX) instructions. IORD reads data from the selected
port into the accumulator. IOWR performs the reverse; it writes
data from the accumulator to the selected port. Indexed I/O Write
(IOWX) adds the contents of X to the address in the instruction
to form the port address and writes data from the accumulator to
Document Number: 38-08001 Rev. *D
D+[0], D–[0]
P0
P1
P2
P3
DAC
XTAL
XTAL
V
V
GND
V
NC
PP
CC
REF
Name
IN
OUT
OUT
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
IN
IN
IN
IN
10, 14, 11, 15,
12, 16, 13, 17
28-pin SOIC
19, 9, 20, 8,
25, 27, 26
23, 5, 24
P0[7:0]
P1[2:0]
P2[6:2]
P3[2:0]
4, 22
6, 7
21
18
28
2
1
3
11, 15, 12, 16,
13, 17, 14, 18
28-pin PDIP
20, 10, 21,
26, 4, 27
24, 6, 25
P0[7:0]
P1[2:0]
P2[6:2]
P3[2:0]
9, 23
5, 22
7, 8
19
28
2
1
3
20, 26, 21, 27,
18, 32, 17, 33,
13, 37, 12, 39,
22, 28, 23, 29
15, 35, 14, 36
19, 25, 24, 31
11, 16, 34, 40
48-pin SSOP
4, 45, 47, 46
10, 41, 7, 42
6, 43, 5, 44,
DAC[7,2:0]
P0[7:0]
P1[7:0]
P2[7:0]
P3[7:0]
7, 8
30
48
38
2
1
3
the specified port. Specifying address 0 (e.g., IOWX 0h) means
the I/O register is selected solely by the contents of X.
All undefined registers are reserved. It is important not to write
to reserved registers as this may cause an undefined operation
or increased current consumption during operation. When
writing to registers with reserved bits, the reserved bits must be
written with ‘0.’
Upstream port, USB differential data.
GPIO Port 0 capable of sinking 7 mA (typical).
GPIO Port 1 capable of sinking 7 mA (typical).
GPIO Port 2 capable of sinking 7 mA (typical). HAPI
is also supported through P2[6:2].
GPIO Port 3, capable of sinking 12 mA (typical).
DAC Port with programmable current sink outputs.
DAC[1:0] offer a programmable range of 3.2 to 16 mA
typical. DAC[7,2] have a programmable sink current
range of 0.2 to 1.0 mA typical.
6-MHz crystal or external clock input.
6-MHz crystal out.
Programming voltage supply, tie to ground during
normal operation.
Voltage supply.
Ground.
External 3.3 V supply voltage for the differential data
output buffers and the D+ pull-up.
No Connect.
Description
CY7C64013C
CY7C64113C
Page 6 of 53
[+] Feedback