EVAL-AD5380EBZ Analog Devices Inc, EVAL-AD5380EBZ Datasheet - Page 32

• Manufacturer Part Number: EVAL-AD5380EBZ
• Description: Evaluation Board I.c.
• Manufacturer: Analog Devices Inc

Specifications of EVAL-AD5380EBZ

• Number Of Dac's: 40
• Number Of Bits: 14
• Outputs And Type: 40, Single Ended
• Sampling Rate (per Second): 125k
• Data Interface: DSP, I²C, MICROWIRE™, Parallel, QSPI™, SPI™
• Settling Time: 8µs
• Dac Type: Voltage
• Voltage Supply Source: Single
• Operating Temperature: -40°C ~ 85°C
• Utilized Ic / Part: AD5380
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD5380
AD5380 to PIC16C6x/7x
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the Clock Polarity bit = 0. This is done
by writing to the synchronous serial port control register
(SSPCON). See the PIC16/17 Microcontroller User Manual.
In this example, I/O, port RA1, is being used to pulse SYNC
and enable the serial port of the AD5380. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive read/write operations
may be needed depending on the mode. Figure 36 shows the
connection diagram.
AD5380 to 8051
The AD5380 requires a clock synchronized to the serial data.
Therefore, the 8051 serial interface must be operated in Mode 0.
In this mode, serial data enters and exits through RxD, and a
shift clock is output on TxD. Figure 37 shows how the 8051 is
connected to the AD5380. Because the AD5380 shifts data out
on the rising edge of the shift clock and latches data in on the
falling edge, the shift clock must be inverted. The AD5380
requires its data to be MSB first. Since the 8051 outputs the
LSB first, the transmit routine must take this into account.
PIC16C6X/7X
SDO/RC5
SCK/RC3
SDI/RC4
RA1
Figure 36. AD5380-to-PIC16C6x/7x Interface
DVDD
SER/PAR
RESET
SDO
DIN
SCLK
SYNC
SPI/I
AD5380
2
C
Rev. A | Page 32 of 40
AD5380 to ADSP-2101/ADSP-2103
Figure 38 shows a serial interface between the AD5380 and the
ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should
be set up to operate in SPORT transmit alternate framing mode.
The ADSP-2101/ADSP-2103 SPORT is programmed through
the SPORT control register and should be configured as follows:
internal clock operation, active low framing, and 16-bit word
length. Transmission is initiated by writing a word to the
Tx register after the SPORT has been enabled.
ADSP-2101/
ADSP-2103
8XC51
Figure 38. AD5380-to-ADSP-2101/ADSP-2103 Interface
P1.1
SCK
RxD
RFS
TxD
TFS
DR
DT
Figure 37. AD5380-to-8051 Interface
DVDD
DVDD
SER/PAR
RESET
SDO
DIN
SCLK
SYNC
SPI/I
SER/PAR
RESET
SDO
DIN
SCLK
SYNC
SPI/I
AD5380
AD5380
2
2
C
C