IS42S16320B-6TL INTEGRATED SILICON SOLUTION (ISSI), IS42S16320B-6TL Datasheet

no-image

IS42S16320B-6TL

Manufacturer Part Number
IS42S16320B-6TL
Description
512M, 3.3v, SDRAM, 32Mx16, 166MHz, 54 Pin TSOP II (400 Mil) RoHS
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S16320B-6TL
Manufacturer:
ISSI
Quantity:
1 060
Part Number:
IS42S16320B-6TLI
Manufacturer:
NS
Quantity:
12
Part Number:
IS42S16320B-6TLI
Manufacturer:
ISSI
Quantity:
2
Part Number:
IS42S16320B-6TLI
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S16320B-6TLI
Quantity:
21
IS42S86400B
IS42S16320B
64M x 8, 32M x 16
512Mb SYNCHRONOUS DRAM
FEATURES
• Clock frequency: 166, 143 MHz
• Fully synchronous; all signals referenced to a
• Internal bank for hiding row access/precharge
• Power supply
• LVTTL interface
• Programmable burst length
• Programmable burst sequence:
• Auto Refresh (CBR)
• Self Refresh
• 8K refresh cycles every 64 ms
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write
• Burst termination by burst stop and precharge
• Available in 54-pin TSOP-II and 54-ball BGA
• Available in Lead-free
• Available in Industrial Temperature
Integrated Silicon Solution, Inc. — www.issi.com
Rev. 00F
08/11/08
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time with-
out notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain
the latest version of this device specification before relying on any published information and before placing orders for products.
positive clock edge
IS42S16320B
IS42S86400B
– (1, 2, 4, 8, full page)
Sequential/Interleave
operations capability
command
(x16 only)
V
3.3V 3.3V
3.3V 3.3V
dd
V
ddq
KEY TIMING PARAMETERS
OVERVIEW
ISSI
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
The 512Mb SDRAM is organized as follows.
IS42S86400B
16Mx8x4 Banks
54-pin TSOPII
Parameter
Clk Cycle Time
Clk Frequency
Access Time from Clock
CAS Latency = 3
CAS Latency = 2
CAS Latency = 3
CAS Latency = 2
CAS Latency = 3
CAS Latency = 2
's 512Mb Synchronous DRAM achieves high-speed
PRELIMINARY INFORMATION
IS42S16320B
8M x16x4 Banks
54-pin TSOPII
54-ball BGA
SEPTEMBER 2008
166
100
5.4
6.5
-6
10
6
143
100
5.4
6.5
-7
10
7
Unit
Mhz
Mhz
ns
ns
ns
ns
1

Related parts for IS42S16320B-6TL

Related keywords