KSZ8041FTLI Micrel Inc, KSZ8041FTLI Datasheet - Page 14

Physical Layer Transceiver 10/100BASE-FX ( )

KSZ8041FTLI

Manufacturer Part Number
KSZ8041FTLI
Description
Physical Layer Transceiver 10/100BASE-FX ( )
Manufacturer
Micrel Inc
Type
Transceiverr
Datasheet

Specifications of KSZ8041FTLI

Number Of Drivers/receivers
1/1
Protocol
SMII
Voltage - Supply
3.135 V ~ 3.465 V
Mounting Type
Surface Mount
Package / Case
48-TQFP, 48-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
576-3294 - BOARD EVALUATION KSZ8041FTL
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
576-3347

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8041FTLI
Manufacturer:
MICREL
Quantity:
5 000
Part Number:
KSZ8041FTLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8041FTLI TR
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8041FTLI-TR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
KSZ8041FTLI-TR
0
Micrel, Inc.
Notes:
December 2009
(KSZ8041FTL)
(KSZ8041TL)
Pin Number
1. P = Power supply.
2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents valid data to MAC through the MII.
3. RMII Rx Mode: The RXD[1:0] bits are synchronous with REF_CLK. For each clock period in which CRS_DV is asserted, two bits of recovered
4. SMII Rx Mode: Receive data and control information are sent in 10 bit segments. In 100MBit mode, each segment represents a new byte of
5. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid data from the MAC through
6. RMII Tx Mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are
7. SMII Tx Mode: Transmit data and control information are received in 10 bit segments. In 100MBit mode, each segment represents a new byte
Gnd = Ground.
I = Input.
O = Output.
I/O = Bi-directional.
Ipd = Input with internal pull-down (40K +/-30%).
Ipu = Input with internal pull-up (40K +/-30%).
Opu = Output with internal pull-up (40K +/-30%).
Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise.
Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise.
RXD[3..0] is invalid when RXDV is de-asserted.
data are sent from the PHY.
data. In 10MBit mode, each segment is repeated ten times; therefore, every ten segments represent a new byte of data. The MAC can sample
any one of every 10 segments in 10MBit mode.
the MII. TXD[3..0] has no effect when TXEN is de-asserted.
received by the PHY from the MAC.
of data. In 10MBit mode, each segment is repeated ten times; therefore, every ten segments represent a new byte of data. The PHY can
sample any one of every 10 segments in 10MBit mode.
47
48
48
Pin Name
FXSD /
FXEN
RST#
NC
Type
Ipd
I
-
(1)
Pin Function
Chip Reset (active low)
No connect
FXSD:
FXEN:
If FXEN=0, fiber mode is disabled. PHY is in copper mode. The default is “0”.
See “100Base-FX Operation” section for details.
Signal Detect for 100Base-FX fiber mode
Fiber Enable for 100Base-FX fiber mode
14
KSZ8041TL/FTL/MLL
M9999-120909-1.2

Related parts for KSZ8041FTLI