CY2SSTV857ZXC-32 Silicon Laboratories Inc, CY2SSTV857ZXC-32 Datasheet

no-image

CY2SSTV857ZXC-32

Manufacturer Part Number
CY2SSTV857ZXC-32
Description
Clock Buffer 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of CY2SSTV857ZXC-32

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2SSTV857ZXC-32
Manufacturer:
CY
Quantity:
487
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Features
• Operating frequency: 60 MHz to 230 MHz
• Supports 400 MHz DDR SDRAM
• 10 differential outputs from one differential input
• Spread-Spectrum-compatible
• Low jitter (cycle-to-cycle): < 75
• Very low skew: < 100 ps
• Power management control input
• High-impedance outputs when input clock < 20 MHz
• 2.6V operation
• Pin-compatible with CDC857-2 and -3
• 48-pin TSSOP and 40 QFN package
• Industrial temperature of –40°C to 85°C
• Conforms to JEDEC DDR specification
Block Diagram
AVDD
FBIN#
CLK#
CLK
FBIN
Differential Clock Buffer/Driver DDR400/PC3200-Compliant
PD
37
16
36
35
13
14
Powerdown
Test and
PLL
Logic
Tel:(408) 855-0555
10
20
19
22
23
46
47
44
43
39
40
29
30
27
26
32
33
3
2
5
6
9
Y2
Y2#
Y3
Y3#
Y4
Y4#
Y5
Y5#
Y6
Y6#
Y7
Y7#
Y8
Y8#
Y9
Y9#
Y0
Y0#
Y1
Y1#
FBOUT
FBOUT#
Description
The CY2SSTV857-32 is a high-performance, low-skew,
low-jitter zero-delay buffer designed to distribute differential
clocks in high-speed applications. The CY2SSTV857-32
generates ten differential pair clock outputs from one differ-
ential pair clock input. In addition, the CY2SSTV857-32
features differential feedback clock outpts and inputs. This
allows the CY2SSTV857-32 to be used as a zero delay buffer.
When used as a zero delay buffer in nested clock trees, the
CY2SSTV857-32 locks onto the input reference and translates
with near-zero delay to low-skew outputs.
Pin Configuration
Fax:(408) 855-0550
VD D Q
VD D Q
VD D Q
VD D Q
VD D Q
AVD D
AVS S
C L K #
VS S
VS S
VS S
VS S
VS S
C L K
Y0 #
Y1 #
Y2 #
Y3 #
Y4 #
Y0
Y1
Y2
Y3
Y4
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
CY2SSTV857-32
www.SpectraLinear.com
4 8
4 7
4 6
4 5
4 4
4 3
4 2
4 1
4 0
3 9
3 8
3 7
3 6
3 5
3 4
3 3
3 2
3 1
3 0
2 9
2 8
2 7
2 6
2 5
VD D Q
VD D Q
Y9 #
VS S
Y5 #
Y5
Y6
Y6 #
VS S
VS S
Y7 #
Y7
VS S
Y8 #
Y8
Y9
VS S
P D #
FB IN
VD D Q
VD D Q
FB IN #
FB O U T #
FB O U T
Page 1 of 8

Related parts for CY2SSTV857ZXC-32

CY2SSTV857ZXC-32 Summary of contents

Page 1

Differential Clock Buffer/Driver DDR400/PC3200-Compliant Features • Operating frequency: 60 MHz to 230 MHz • Supports 400 MHz DDR SDRAM • 10 differential outputs from one differential input • Spread-Spectrum-compatible • Low jitter (cycle-to-cycle): < 75 • Very low skew: < ...

Page 2

VDDQ CLK# VDDQ AVDD AVSS Pin Description Pin # Pin # 48 TSSOP 40 QFN 13, 14 5,6 CLK, CLK 10, 20, 22 37,39,3,12, 19, 23 36,40,2,11,15 27, 29, 39, 44, ...

Page 3

Zero Delay Buffer When used as a zero delay buffer the CY2SSTV857-32 will likely nested clock tree application. For these applica- tions, the CY2SSTV857-32 offers a differential clock input pair as a PLL reference. The CY2SSTV857-32 then ...

Page 4

CLKIN Yx or FBIN Yx DDR _SDRAM represents a capacitive load CLK 120 Ohm CLK# 120 Ohm Output load capacitance for 2 DDR-SDRAM Loads: 5 pF< CL< Rev 1.0, November 21, 2006 t pd Figure 2. Propagation Delay ...

Page 5

DDR-SDRAM represents a capacitive load CLK 120 Ohm CLK# 120 Ohm Output load capacitancce for 4 DDR-SDRAM Loads < CL < ...

Page 6

Absolute Maximum Conditions Input Voltage Relative to V :............................... V SS Input Voltage Relative DDQ DD Storage Temperature: ................................ –65° 150°C Operating Temperature:................................ –40°C to +85°C Maximum Power Supply: ................................................ 3.5V [3] DC Electrical ...

Page 7

... TSSOP–Tape and Reel [15] CY2SSTV857LFI–32 40-pin QFN [15] CY2SSTV857LFI–32T 40-pin QFN–Tape and Reel Lead-Free CY2SSTV857ZXC–32 48-pin TSSOP CY2SSTV857ZXC–32T 48-pin TSSOP–Tape and Reel [15] CY2SSTV857LFXC–32 40-pin QFN [15] CY2SSTV857LFXC–32T 40-pin QFN–Tape and Reel CY2SSTV857ZXI–32 48-pin TSSOP CY2SSTV857ZXI– ...

Page 8

Package Drawing and Dimension 0.500[0.019 12.395[0.488] 12.598[0.496] 0.500[0.020] 0.851[0.033] BSC 0.950[0.037] DIMENSIONS IN MM[INCHES] MIN. MAX. REFERENCE JEDEC MO-220 TOP VIEW 5.90[0.232] A 6.10[0.240] 5.70[0.224] 5.80[0.228 0.60[0.024] DIA. While SLI has reviewed all information herein ...

Related keywords