SL28610BLCT Silicon Laboratories Inc, SL28610BLCT Datasheet - Page 2

• Manufacturer Part Number: SL28610BLCT
• Description: Clock Generators & Support Products AtomPoulsbo Handheld Embed.1.5V PCIe G1
• Manufacturer: Silicon Laboratories Inc

Specifications of SL28610BLCT

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Pin Definitions
........................ DOC #: SP-AP-0078 (Rev. AA) Page 2 of 23
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
Pin No.
CPU_STP#
CKPWRGD#/PD
XOUT
XIN/CLKIN
VDD3.3V
REF / PCIe_SEL
VSS
VDD1.5_CORE
FSC
TEST_MODE
TEST_SEL
SCLK
SDATA
VDD1.5_CORE
VDD1.5_IO
DOT96#
DOT96
VSS
VSS
LCD_SSC#
LCD_SSC
VDD1.5_IO
VDD1.5_CORE
OE_0#
VSS
PCIe0#
PCIe0
OE_1#
VDD1.5_CORE
VDD1.5_IO
PCIe1#
PCIe1
VSS
PCIe2#
PCIe2
OE_2#
FSB
CPU0#
CPU0
Name
O, DIFF Fixed complimentary 96MHz clock output
O, DIFF Fixed true 96MHz clock output
IO, PD,
I/O, SE 3.3V SMBus Data Line
O, DIF Complementary 100MHz Differential clock
O, DIF True 100MHz Differential clock
O, DIF Complementary 100MHz Differential clock
O, DIF True 100MHz Differential clock
O, DIF Complementary 100MHz Differential clock
O, DIF True 100MHz Differential clock
O, DIF Complementary 100MHz Differential clock
O, DIF True 100MHz Differential clock
O, DIF Complementary Host Differential clock
O, DIF True Host Differential clock
O, SE 3.3V, 14.31818MHz crystal output (When used a clock input, float XOUT)
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
Type
I, SE
I, SE
I, SE
GND
I, SE
I, SE
I, SE
I, SE
GND
GND
I, SE
GND
I, SE
GND
I, SE
I, SE
SE
3.3V input for CPU_STP# (active low) functionality
3.3V LVTTL input (active low)
Ground
1.05V Frequency Select C
3.3V-tolerant input to selects Ref/N or Tri-state when in test mode.
3.3V-tolerant input to selects TEST_SEL
3.3V SMBus Clock Line
Ground
Ground
Output enable for PCIe0,
Ground
Output enable for PCIe1,
Ground
Output enable for PCIe2,
1.05V Frequency Select B
3.3V, 14.31818MHz crystal input, 3.3V Clock Input.
3.3V power supply for single-ended clock
3.3V, 14.31818MHz output / 1.5V input active high signal latched on CKPWRGD#
signal to select PCIe from PLL3
1.5V power supply for core
0 = Tri-state, 1 = Ref/N
0 = Normal, 1 = Test Entry
1.5V power supply for core
1.5V power supply for differential outputs
1.5V power supply for differential outputs
1.5V power supply for core
0 =enable, 1=disable
0 =enable, 1=disable
1.5V Power Supply for core
1.5V Power Supply for differential output
0 =enable, 1=disable
(10K-ohm internal pull-up)
(10K-ohm internal pull-up)
(10K-ohm internal pull-up)
(share with LCD PLL; 100K-ohm internal pull-down)
Description
SL28610