M41ST85WMH6 STMicroelectronics, M41ST85WMH6 Datasheet - Page 15

Real Time Clock RO 511-M41ST85WMH6E

M41ST85WMH6

Manufacturer Part Number
M41ST85WMH6
Description
Real Time Clock RO 511-M41ST85WMH6E
Manufacturer
STMicroelectronics
Datasheet

Specifications of M41ST85WMH6

Function
Clock, Calendar, Supervisor, Alarm
Rtc Memory Size
64 B
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Rtc Bus Interface
Serial
Package / Case
SO-28
Time Format
HH:MM:SS:hh
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M41ST85WMH6
Manufacturer:
ST
0
Part Number:
M41ST85WMH6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M41ST85WMH6
Quantity:
1 200
Part Number:
M41ST85WMH6E
Quantity:
50
Part Number:
M41ST85WMH6F
Manufacturer:
ST
0
Part Number:
M41ST85WMH6F
Manufacturer:
ST
Quantity:
20 000
Part Number:
M41ST85WMH6TR
Manufacturer:
ST
0
M41ST85W
2.2
Note:
Read mode
In this mode the master reads the M41ST85W slave after setting the slave address (see
Figure
address 'An' is written to the on-chip address pointer. Next the START condition and slave
address are repeated followed by the READ mode control bit (R/W=1). At this point the
master transmitter becomes the master receiver.
The data byte which was addressed will be transmitted and the master receiver will send an
acknowledge bit to the slave transmitter (see
only incremented on reception of an acknowledge clock. The M41ST85W slave transmitter
will now place the data byte at address An+1 on the bus, the master receiver reads and
acknowledges the new byte and the address pointer is incremented to An+2.
This cycle of reading consecutive addresses will continue until the master receiver sends a
STOP condition to the slave transmitter.
The system-to-user transfer of clock data will be halted whenever the address being read is
a clock address (00h to 07h). The update will resume either due to a stop condition or when
the pointer increments to a non-clock or RAM address.
This is true both in READ mode and WRITE mode.
An alternate READ mode may also be implemented whereby the master reads the
M41ST85W slave without first writing to the (volatile) address pointer. The first address that
is read is the last one stored in the pointer (see
Figure 9.
9). Following the WRITE mode control bit (R/W=0) and the acknowledge bit, the word
Slave address location
START
1
1
SLAVE ADDRESS
0
Figure 10 on page
1
Figure 11 on page
0
0
0
R/W
A
AI00602
16). The address pointer is
16).
Operating modes
15/41

Related parts for M41ST85WMH6