LAN9215I-MT SMSC, LAN9215I-MT Datasheet - Page 104

Ethernet ICs Indust Hi Efficient Single-Chip

LAN9215I-MT

Manufacturer Part Number
LAN9215I-MT
Description
Ethernet ICs Indust Hi Efficient Single-Chip
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet

Specifications of LAN9215I-MT

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
5 V
Supply Voltage (min)
3.3 V
Supply Current (max)
69 mA
Maximum Operating Temperature
+ 85 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9215I-MT
Manufacturer:
XILINX
Quantity:
450
Part Number:
LAN9215I-MT
Manufacturer:
Standard
Quantity:
6 176
Part Number:
LAN9215I-MT
Manufacturer:
SMSC32
Quantity:
51
Revision 2.7 (03-15-10)
5.4.4
5.4.5
BITS
BITS
31-0
31-0
Upper 32 bits of the 64-bit Hash Table
Lower 32 bits of the 64-bit Hash Table
HASHH—Multicast Hash Table High Register
The 64-bit Multicast table is used for group address filtering. For hash filtering, the contents of the
destination address in the incoming frame is used to index the contents of the Hash table. The most
significant bit determines the register to be used (Hi/Low), while the other five bits determine the bit
within the register. A value of 00000 selects Bit 0 of the Multicast Hash Table Lo register and a value
of 11111 selects the Bit 31 of the Multicast Hash Table Hi register.
If the corresponding bit is 1, then the multicast frame is accepted. Otherwise, it is rejected. If the “Pass All
Multicast” (MCPAS) bit is set (1), then all multicast frames are accepted regardless of the multicast hash
values.
The Multicast Hash Table Hi register contains the higher 32 bits of the hash table and the Multicast
Hash Table Low register contains the lower 32 bits of the hash table.
HASHL—Multicast Hash Table Low Register
This register defines the lower 32-bits of the Multicast Hash Table. Please refer to
"HASHH—Multicast Hash Table High Register"
Offset:
Default Value:
Offset:
Default Value:
4
00000000h
5
00000000h
DATASHEET
16-bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
104
DESCRIPTION
DESCRIPTION
for further details.
Attribute:
Size:
Attribute:
Size:
R/W
32 bits
R/W
32 bits
SMSC LAN9215i
Table 5.4.4,
Datasheet

Related parts for LAN9215I-MT