DS26528 Maxim Integrated Products, DS26528 Datasheet - Page 124

no-image

DS26528

Manufacturer Part Number
DS26528
Description
Network Controller & Processor ICs Octal E1-T1-J1 Singl e-Chip Transceiver (
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS26528

Product
Framer
Number Of Transceivers
8
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
875 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TE-CSBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26528
Manufacturer:
DS
Quantity:
779
Part Number:
DS26528
Manufacturer:
DS
Quantity:
958
Part Number:
DS26528
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528-W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528GA2
Manufacturer:
AFATECH
Quantity:
3 623
Part Number:
DS26528GA2
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS26528GA5
Manufacturer:
Maxim Integrated
Quantity:
10 000
9.4
See
9.4.1 Receive Register Definitions
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Receive CRC-16 Display (RCRCD).
Bit 6: Receive HDLC Reset (RHR). Will reset the receive HDLC controller and flush the receive FIFO. Note that
this bit is a acknowledged reset. The host should set this bit and the DS26528 will clear it once the reset operation
is complete. The DS26528 will complete the HDLC reset within two frames.
Note: This bit will clear automatically if RMMR.INT_DONE has been set.
Bit 5: Receive HDLC Mapping Select (RHMS).
Bit 4 to 0: Receive HDLC Channel Select 4 to 0 (RHCS[4:0]). These bits determine which DS0 is mapped to the
HDLC controller when enabled with RHMS = 0. RHCS[4:0] = all 0s selects channel 1, RHCS[4:0] = all 1s selects
channel 32 (E1). A change to the receive HDLC channel select is acknowledged only after a receive HDLC reset
(RHR).
Table 9-3
Framer Register Definitions
0 = Do not write received CRC-16 code to FIFO (default)
1 = Write received CRC-16 code to FIFO after last octet of packet
0 = Normal operation
1 = Reset receive HDLC controller and flush the receive FIFO
0 = Receive HDLC assigned to channels
1 = Receive HDLC assigned to FDL (T1 mode), Sa bits (E1 mode)
RCRCD
for the complete framer register list.
7
0
RHC
Receive HDLC Control Register
010h + (200h x n): where n = 0 to 7, for Ports 1 to 8
RHR
6
0
RHMS
5
0
RHCS4
124 of 276
4
0
RHCS3
3
0
DS26528 Octal T1/E1/J1 Transceiver
RHCS2
2
0
RHCS1
1
0
RHCS0
0
0

Related parts for DS26528