LAN9115-MD SMSC, LAN9115-MD Datasheet - Page 90

no-image

LAN9115-MD

Manufacturer Part Number
LAN9115-MD
Description
Ethernet ICs Efficient Sngl Chip 10/100 Ethrnt
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN9115-MD

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
1.8 V
Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Revision 1.5 (07-11-08)
5.3.16
5.3.17
31-16
BITS
BITS
15-0
31:0
DESCRIPTION
Reserved
General Purpose Timer Current Count (GPT_CNT). This 16-bit field
reflects the current value of the GP Timer.
DESCRIPTION
Word Swap. If this field is set to 00000000h, or anything except
FFFFFFFFh, the LAN9115 maps words with address bit A[1]=1 to the high
order words of the CSRs and Data FIFOs, and words with address bit
A[1]=0 to the low order words of the CSRs and Data FIFOs. If this field is
set to FFFFFFFFh, the LAN9115 maps words with address bit A[1]=1 to the
low order words of the CSRs and Data FIFOs, and words with address bit
A[1]=0 to the high order words of the CSRs and Data FIFOs.
GPT_CNT-General Purpose Timer Current Count Register
This register reflects the current value of the GP Timer.
WORD_SWAP—Word Swap Control
This register controls how words from the host data bus are mapped to the CRSs and Data FIFOs
inside the LAN9115. The LAN9115 always sends data from the Transmit Data FIFO to the network so
that the low order word is sent first, and always receives data from the network to the Receive Data
FIFO so that the low order word is received first.
Offset:
Offset:
90h
98h
DATASHEET
90
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Size:
Size:
32 bits
32 bits
NASR
TYPE
TYPE
R/W
RO
RO
SMSC LAN9115
00000000h
DEFAULT
DEFAULT
FFFFh
Datasheet
-

Related parts for LAN9115-MD