BF1212WR,115 NXP Semiconductors, BF1212WR,115 Datasheet
![MOSFET N-CH DUAL GATE 6V SOT343R](/photos/5/63/56355/568-cmpak-4_sot343r_sml.jpg)
BF1212WR,115
Specifications of BF1212WR,115
934057514115
BF1212WR
Related parts for BF1212WR,115
BF1212WR,115 Summary of contents
Page 1
DATA SHEET BF1212; BF1212R; BF1212WR N-channel dual-gate MOS-FETs Product specification DISCRETE SEMICONDUCTORS 2003 Nov 14 ...
Page 2
... NXP Semiconductors N-channel dual-gate MOS-FETs FEATURES Short channel transistor with high forward transfer admittance to input capacitance ratio Low noise gain controlled amplifier Excellent low frequency noise performance Partly internal self-biasing circuit to ensure good cross-modulation performance during AGC and good DC stabilization ...
Page 3
... NXP Semiconductors N-channel dual-gate MOS-FETs This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. ORDERING INFORMATION TYPE NUMBER NAME BF1212 BF1212R BF1212WR LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 60134). ...
Page 4
... NXP Semiconductors N-channel dual-gate MOS-FETs 250 handbook, halfpage P tot (mW) 200 (2) 150 100 100 (1) BF1212WR. (2) BF1212; BF1212R. Fig.4 Power derating curve. STATIC CHARACTERISTICS = 25 C unless otherwise specified SYMBOL PARAMETER V drain-source breakdown voltage (BR)DSS V gate 1-source breakdown voltage (BR)G1-SS V gate 2-source breakdown voltage ...
Page 5
... NXP Semiconductors N-channel dual-gate MOS-FETs DYNAMIC CHARACTERISTICS = 25 C; V Common source; T amb SYMBOL PARAMETER y forward transfer admittance fs C input capacitance at gate 1 ig1-ss C input capacitance at gate 2 ig2-ss C output capacitance oss C reverse transfer capacitance MHz rss F noise figure G power gain tr X cross-modulation ...
Page 6
... NXP Semiconductors N-channel dual-gate MOS-FETs 30 handbook, halfpage I D (2) (3) (mA 0 G2-S G2-S ( 3 1.5 V. G2-S G2 G2-S G2-S ( 2.5 V. G2-S Fig.5 Transfer characteristics; typical values. 100 handbook, halfpage I G1 (μ 0 G2-S G2-S ( 3 1.5 V. G2-S G2 G2-S G2-S ( 2.5 V. G2-S Fig ...
Page 7
... NXP Semiconductors N-channel dual-gate MOS-FETs 24 handbook, halfpage I D (mA G2 Fig.9 Drain current as a function of gate 1 current; typical values. 20 (1) handbook, halfpage I D (mA ( k. ( 120 k ( k. ( 150 k ( k. ( 180 k ( 100 k. ( 220 k Fig.11 Drain current as a function of gate 1 and drain supply voltage ...
Page 8
... NXP Semiconductors N-channel dual-gate MOS-FETs 30 handbook, halfpage I G1 (μ 4 Fig.13 Gate 1 current as a function of gate 2 voltage; typical values. 120 handbook, halfpage V unw (dBμV) 110 100 150 k (connected see Fig.21 MHz MHz; T unw Fig.15 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values ...
Page 9
... NXP Semiconductors N-channel dual-gate MOS-FETs 2 10 handbook, halfpage y is (mS − mA amb Fig.17 Input admittance as a function of frequency; typical values handbook, halfpage (mS) 10 ϕ mA amb Fig.19 Forward transfer admittance and phase as functions of frequency; typical values. 2003 Nov 14 MLE245 handbook, halfpage ...
Page 10
... NXP Semiconductors N-channel dual-gate MOS-FETs handbook, full pagewidth R GEN 50 Ω Table 1 Scattering parameters MAGNITUDE ANGLE (MHz) (ratio) (deg) 3.39 50 0.990 6.76 100 0.988 13.40 200 0.983 19.86 300 0.974 26.46 400 0.969 32.73 500 0.958 38.83 600 0.947 44.75 700 0.936 ...
Page 11
... NXP Semiconductors N-channel dual-gate MOS-FETs PACKAGE OUTLINES Plastic surface-mounted package; 4 leads DIMENSIONS (mm are the original dimensions UNIT max 1.1 0.48 0.88 0.1 mm 0.9 0.38 0.78 OUTLINE VERSION IEC SOT143B 2003 Nov scale 0.15 3.0 1.4 1.9 1.7 0.09 2.8 1.2 REFERENCES ...
Page 12
... NXP Semiconductors N-channel dual-gate MOS-FETs Plastic surface-mounted package; reverse pinning; 4 leads DIMENSIONS (mm are the original dimensions UNIT max 1.1 0.48 0.88 0.1 mm 0.9 0.38 0.78 OUTLINE VERSION IEC SOT143R 2003 Nov scale 0.15 3.0 1.4 1.9 1.7 0.09 2.8 1.2 REFERENCES ...
Page 13
... NXP Semiconductors N-channel dual-gate MOS-FETs Plastic surface-mounted package; reverse pinning; 4 leads DIMENSIONS (mm are the original dimensions UNIT max 0.4 1.1 0.7 mm 0.1 0.3 0.5 0.8 OUTLINE VERSION IEC SOT343R 2003 Nov scale 0.25 2.2 1.35 1.3 1.15 0.10 1.8 1.15 REFERENCES ...
Page 14
... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the ...
Page 15
... NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...
Page 16
... Interface, Security and Digital Processing expertise Customer notification This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content, except for package outline drawings which were updated to the latest version. ...