74LVC1G17GW-G NXP Semiconductors, 74LVC1G17GW-G Datasheet - Page 7

no-image

74LVC1G17GW-G

Manufacturer Part Number
74LVC1G17GW-G
Description
Schmitt Trigger Buffer 1-CH Non-Inverting CMOS 5-Pin TSSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC1G17GW-G

Package
5TSSOP
Logic Family
LVC
Logic Function
Schmitt Trigger Buffer
Number Of Outputs Per Chip
1
Input Signal Type
Single-Ended
Maximum Propagation Delay Time @ Maximum Cl
3.2(Typ)@2.7V|3(Typ)@3.3V|2.2(Typ)@5V ns
Tolerant I/os
5 V
Typical Quiescent Current
0.1 uA
Polarity
Non-Inverting
NXP Semiconductors
11. Dynamic characteristics
Table 9.
Voltages are referenced to GND (ground = 0 V). For test circuit see
[1]
[2]
[3]
74LVC1G17
Product data sheet
Symbol
t
C
pd
Fig 9.
PD
Typical values are measured at T
t
C
P
f
f
C
V
N = number of inputs switching;
∑(C
pd
i
o
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
× V
V
Typical transfer characteristics
PD
Parameter
propagation delay
power dissipation
capacitance
CC
Dynamic characteristics
CC
× V
= 3.0 V
2
× f
CC
o
2
) = sum of outputs.
× f
PLH
i
× N + ∑(C
and t
PHL
L
.
× V
amb
Conditions
A to Y; see
V
V
I
CC
CC
V
V
V
V
V
(mA)
= GND to V
I
= 25 °C and V
CC
CC
CC
CC
CC
CC
2
= 3.3 V
10
× f
8
6
4
2
0
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
0
o
All information provided in this document is subject to legal disclaimers.
) where:
Figure 10
CC
Rev. 7 — 10 November 2010
CC
;
= 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
1
D
in μW).
[2]
[3]
Figure
Min
2
1.0
0.7
0.7
0.7
0.7
-
−40 °C to +85 °C
V
11.
I
(V)
mna641
Typ
16.6
4.1
2.8
3.2
3.0
2.2
[1]
3
Max
11.0
6.5
6.5
5.5
5.0
-
Single Schmitt trigger buffer
−40 °C to +125 °C Unit
74LVC1G17
Min
1.0
0.7
0.7
0.7
0.7
-
© NXP B.V. 2010. All rights reserved.
Max
14.0
8.5
8.5
7.0
6.5
-
ns
ns
ns
ns
ns
pF
7 of 19

Related parts for 74LVC1G17GW-G