N25Q128A13B1240E NUMONYX, N25Q128A13B1240E Datasheet - Page 88
N25Q128A13B1240E
Manufacturer Part Number
N25Q128A13B1240E
Description
SERIAL NOR, 128MB
Manufacturer
NUMONYX
Datasheet
1.N25Q128A13BSF40G.pdf
(180 pages)
- Current page: 88 of 180
- Download datasheet (6Mb)
9.1.10
88/180
S
C
DQ0
DQ1
polling instructions (to check if the internal cycle is finished by mean of the WIP bit of the
Status Register or of the Program/Erase controller bit of the Flag Status register): to verify if
the POR sequence is completed is possible to check the WIP bit in the Status Register or
the Program/Erase Controller bit in the Flag Status Register, please note that the
Program/Erase Controller bit in the Flag status register has the reverse logical polarity with
respect to the Status Register WIP bit.
At the end of the POR sequence the WEL bit is low, so the next modify instruction can be
accepted.
Figure 18. Write Enable instruction sequence
Write Disable (WRDI)
The Write Disable (WRDI) instruction (Figure 9) resets the Write Enable Latch (WEL) bit.
The Write Disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
High Impedance
0
1
2
Instruction
3
4
5
6
7
AI13731
Related parts for N25Q128A13B1240E
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
128-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase On Boot Sectors, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer:
Numonyx
Datasheet:
Part Number:
Description:
Numonyx Embedded Flash Memory J3 V. D
Manufacturer:
Numonyx
Datasheet:
Part Number:
Description:
Manufacturer:
NUMONYX
Datasheet:
Part Number:
Description:
Manufacturer:
NUMONYX
Datasheet: