P80C32UFAA NXP Semiconductors, P80C32UFAA Datasheet - Page 18

no-image

P80C32UFAA

Manufacturer Part Number
P80C32UFAA
Description
MCU 8-Bit 80C 80C51 CISC 32KB ROM 5V 44-Pin PLCC Tube
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P80C32UFAA

Package
44PLCC
Device Core
80C51
Family Name
80C
Maximum Speed
33 MHz
Operating Supply Voltage
5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
32
Interface Type
UART
Number Of Timers
3
Ram Size
256 Byte
Program Memory Size
32 KB
Program Memory Type
ROM
Operating Temperature
-40 to 85 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P80C32UFAA
Manufacturer:
CHINFA
Quantity:
1 000
Part Number:
P80C32UFAA
Manufacturer:
PHILIPS
Quantity:
62
Part Number:
P80C32UFAA
Manufacturer:
NXP
Quantity:
1 115
Part Number:
P80C32UFAA
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
P80C32UFAA,512
Manufacturer:
NXP
Quantity:
960
Part Number:
P80C32UFAA,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C32UFAA,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P80C32UFAAЈ¬512
Manufacturer:
NXP
Quantity:
1 504
Part Number:
P80C32UFAAЈ¬518
Manufacturer:
NXP
Quantity:
500
1. L = Level activated
2. T = Transition activated
Philips Semiconductors
Interrupt Priority Structure
The 80C51/87C51 and 80C52/87C52 have a 6-source four-level
interrupt structure. They are the IE, IP and IPH. (See Figures 10, 11,
and 12.) The IPH (Interrupt Priority High) register that makes the
four-level interrupt structure possible. The IPH is located at SFR
address B7H. The structure of the IPH register and a description of
its bits is shown in Figure 12.
The function of the IPH SFR is simple and when combined with the
IP SFR determines the priority of each interrupt. The priority of each
interrupt is determined as shown in the following table:
Table 7.
NOTES:
2000 Aug 07
80C51 8-bit microcontroller family
4 K/8 K OTP/ROM low voltage (2.7 V–5.5 V),
low power, high speed (33 MHz), 128/256 B RAM
IPH.x
PRIORITY BITS
0
0
1
1
SOURCE
BIT
IE.7
IE.6
IE.5
IE.4
IE.3
IE.2
IE.1
IE.0
SP
X0
T0
X1
T1
T2
Interrupt Table
IE (0A8H)
IP.x
0
1
0
1
SYMBOL
EA
ET2
ES
ET1
EX1
ET0
EX0
Level 0 (lowest priority)
Level 1
Level 2
Level 3 (highest priority)
INTERRUPT PRIORITY LEVEL
INTERRUPT PRIORITY LEVEL
POLLING PRIORITY
Enable Bit = 1 enables the interrupt.
Enable Bit = 0 disables it.
FUNCTION
Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually
enabled or disabled by setting or clearing its enable bit.
Not implemented. Reserved for future use.
Timer 2 interrupt enable bit.
Serial Port interrupt enable bit.
Timer 1 interrupt enable bit.
External interrupt 1 enable bit.
Timer 0 interrupt enable bit.
External interrupt 0 enable bit.
EA
7
1
2
3
4
5
6
6
ET2
5
Figure 10. IE Registers
REQUEST BITS
ES
4
TF2, EXF2
RI, TI
TP0
TF1
IE0
IE1
18
ET1
3
An interrupt will be serviced as long as an interrupt of equal or
higher priority is not already being serviced. If an interrupt of equal
or higher level priority is being serviced, the new interrupt will wait
until it is finished before being serviced. If a lower priority level
interrupt is being serviced, it will be stopped and the new interrupt
serviced. When the new interrupt is finished, the lower priority level
interrupt that was stopped will be completed.
EX1
2
HARDWARE CLEAR?
80C51/87C51/80C52/87C52
N (L)
ET0
N (L) Y (T)
1
1
Y
Y
N
N
Y (T)
EX0
0
2
VECTOR ADDRESS
Product specification
SU00571
0BH
1BH
2BH
03H
13H
23H

Related parts for P80C32UFAA