LFXP3C-3QN208C LATTICE SEMICONDUCTOR, LFXP3C-3QN208C Datasheet - Page 52
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
LFXP3C-3QN208C
Manufacturer Part Number
LFXP3C-3QN208C
Description
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 208-Pin PQFP Tray
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.LFXP3C-3QN208C.pdf
(130 pages)
Specifications of LFXP3C-3QN208C
Package
208PQFP
Family Name
LatticeXP
Device Logic Units
3000
Maximum Internal Frequency
320 MHz
Typical Operating Supply Voltage
1.8|2.5|3.3 V
Maximum Number Of User I/os
136
Ram Bits
55296
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP3C-3QN208C
Manufacturer:
Lattice
Quantity:
135
Company:
Part Number:
LFXP3C-3QN208C
Manufacturer:
LOGIC
Quantity:
4
Company:
Part Number:
LFXP3C-3QN208C
Manufacturer:
LATTICE
Quantity:
1 360
Company:
Part Number:
LFXP3C-3QN208C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP3C-3QN208C
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
EBR Memory Timing Diagrams
Figure 3-8. Read Mode (Normal)
Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.
Figure 3-9. Read Mode with Input and Output Registers
CLKA
(Registered)
WEA
ADA
DOA
CSA
DIA
CLKA
WEA
ADA
DOA
CSA
DOA
DIA
t
SU
D0
A0
Mem(n) data from previous read
t
t
H
SU
A0
D0
t
H
Mem(n) data from previous read
D1
A1
D1
A1
DOA
3-21
output is only updated during a read cycle
A0
A0
t
ACCESS
DC and Switching Characteristics
D0
A1
D0
A1
t
ACCESS
LatticeXP Family Data Sheet
D0
D1
D1
A0
A0
t
ACCESS
t
ACCESS
D1
D0
D0